



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I <sup>2</sup> C), SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	25
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 21x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f347-gqr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 4.1. TQFP-48 Pinout Diagram (Top View)



## SFR Definition 5.1. AMX0P: AMUX0 Positive Channel Select

R	R	R	R/W	R/W	R/W	R/W	R/W	Reset Value		
-	-	-	AMX0P4	AMX0P3	AMX0P2	AMX0P1	AMX0P0	0000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0xBB		
Bits7–5: Bits4–0:	UNUSED. R AMX0P4–0:	ead = 000b AMUX0 Pc	o; Write = do ositive Input	on't care. Selection						
	АМХС	P4-0	ADC0 (32-)	Positive Ir pin Packag	iput e)	ADC0 Positive Input (48-pin Package)				
	000	00		P1.0		<u> </u>	2.0			
	000	01		P1.1		P	2.1			
	000	10		P1.2		P	2.2			
	000	)11		P1.3		P	2.3			
	001	00		P1.4		P				
	001	01		P1.5		P				
	001	10	P1.6			P				
	001	11		P1.7		P				
	010	00		P2.0		P				
	010	01		P2.1		P				
	010	10		P2.2		P				
	010	)11		P2.3		P				
	011	00		P2.4		P	4.3			
	011	01		P2.5		P	4.4			
	011	10		P2.6		P	4.5			
	011	11		P2.7		P	4.6			
	100	00		P3.0		RESE	RVED			
	100	101		P0.0		Р	0.3			
	100	10		P0.1		Р	0.4			
	100	)11		P0.4		Р	1.1			
	101	00		P0.5		Р	1.2			
	10101 -	11101	R	RESERVED		RESE	RVED			
	111	10	Te	mp Sensor		Temp				
	111	11		Vnn		V	חח			



## Table 5.1. ADC0 Electrical Characteristics

### $V_{DD}$ = 3.0 V, VREF = 2.40 V, -40 to +85 °C unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units
	DC Accuracy	1			
Resolution			10		bits
Integral Nonlinearity			±0.5	±1	LSB
Differential Nonlinearity	Guaranteed Monotonic		±0.5	±1	LSB
Offset Error		-15	0	+15	LSB
Full Scale Error		-15	-1	+15	LSB
Offset Temperature Coefficient			10		ppm/°C
Dynamic Performance (10 kH	z sine-wave Single-ended inpu	ut, 1 dB be	elow Full	Scale, 2	00 ksps)
Signal-to-Noise Plus Distortion		51	52.5		dB
Total Harmonic Distortion	Up to the 5 <sup>th</sup> harmonic		-67		dB
Spurious-Free Dynamic Range			78		dB
	Conversion Rate	1			
SAR Conversion Clock				3	MHz
Conversion Time in SAR Clocks		10			clocks
Track/Hold Acquisition Time		300			ns
Throughput Rate				200	ksps
	Analog Inputs				
ADC Input Voltage Range	Single Ended (AIN+ – GND) Differential (AIN+ – AIN–)	0 –VREF		VREF VREF	V V
Absolute Pin Voltage with respect to GND	Single Ended or Differential	0		V <sub>DD</sub>	V
Input Capacitance			5		pF
	Temperature Sensor				
Linearity <sup>1</sup>			±0.1		°C
Gain			2.86		mV/°C
Gain Error <sup>2</sup>			±33.5		µV/⁰C
Offset <sup>1</sup>	(Temp = 0 °C)		776		mV
Offset Error <sup>2</sup>			±8.51		mV
	Power Specifications			1	
Power Supply Current (V <sub>DD</sub> supplied to ADC0)	Operating Mode, 200 ksps		400	900	μA
Power Supply Rejection			±0.3		mV/V

Notes:

1. Includes ADC offset, gain, and linearity variations.

2. Represents one standard deviation from the mean.





Figure 7.2. Comparator Hysteresis Plot

Comparator hysteresis is programmed using Bits3-0 in the Comparator Control Register CPTnCN (shown in SFR Definition 7.1 and SFR Definition 7.4). The amount of negative hysteresis voltage is determined by the settings of the CPnHYN bits. As shown in Figure 7.2, various levels of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CPnHYP bits.

Comparator interrupts can be generated on both rising-edge and falling-edge output transitions. (For Interrupt enable and priority control, see **Section "9.3. Interrupt Handler" on page 88**.) The CPnFIF flag is set to '1' upon a Comparator falling-edge, and the CPnRIF flag is set to '1' upon the Comparator rising-edge. Once set, these bits remain set until cleared by software. The output state of the Comparator can be obtained at any time by reading the CPnOUT bit. The Comparator is enabled by setting the CPnEN bit to '1', and is disabled by clearing this bit to '0'.



## SFR Definition 7.2. CPT0MX: Comparator0 MUX Selection

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	CMX0N2	2 CMX0N	1 CMX0N	- O	CMX0P2	CMX0P1	CMX0P0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x9F
Bit7:	UNUSED.	Read = 0b	Write = do	n't care.				
Bits6–4:	CMX0N2-0	CMX0N0: 0	Comparator	0 Negative In	put MUX Se	elect.		
	These bits	select which	ch Port pin i	s used as the	Comparate	or0 negative	e input.	
					- 1			•
	CMX0N1	CMX0N1	CMX0N0	Negative	Input	Negativ	e Input	
				(32-pin Pa	ckage)	(48-pin P	ackage)	
	0	0	0	P1.1		P2		
	0	0	1	P1.5		P2.6		-
	0	1	0	P2.1		P3.5		
	0	1	1	P2.5		P4.4		
	1	0	0	P0.1		P0.4		
Bit3:	UNUSED.	Read = 0b	Write = do	n't care.				
Bits2–0:	CMX0P2-0	CMX0P0: C	comparator(	) Positive Inp	ut MUX Sel	ect.		
	I hese bits	select which	ch Port pin i	s used as the	Comparato	or0 positive	input.	
	CMX0P1		CMYOPO	Positivo	Innut	Positiv	alnnut	7
				(32-pin Pa	ckage)	(48-pin P	ackage)	
	0	0	0	P1.0	)	P2	.0	-
	0	0	1	P1.4		P2	.5	-
	0	1	0	P2 (	)	P3	4	-
	0	1	1	P2.4	/	P4	3	
	1	0	0	P0.0	)	P0	3	
		v	v	1 0.0	,	10	.0	l
Note that	the port pin	s used by t	he compara	ator depend o	n the nacks	age type (32	2-nin or 48-	nin)
	and port pin					-90 type (02	- Pill 01 - +0	P



IT0	IN0PL	INT0 Interrupt
1	0	Active low, edge sensitive
1	1	Active high, edge sensitive
0	0	Active low, level sensitive
0	1	Active high, level sensitive

IT1	IN1PL	INT1 Interrupt
1	0	Active low, edge sensitive
1	1	Active high, edge sensitive
0	0	Active low, level sensitive
0	1	Active high, level sensitive

INT0 and INT1 are assigned to Port pins as defined in the IT01CF register (see SFR Definition 9.13). Note that INT0 and INT0 Port pin assignments are independent of any Crossbar assignments. INT0 and INT1 will monitor their assigned Port pins without disturbing the peripheral that was assigned the Port pin via the Crossbar. To assign a Port pin only to INT0 and/or INT1, configure the Crossbar to skip the selected pin(s). This is accomplished by setting the associated bit in register XBR0 (see **Section "15.1. Priority Crossbar Decoder" on page 144** for complete details on configuring the Crossbar). In the typical configuration, the external interrupt pin should be skipped in the crossbar and configured as open-drain with the pin latch set to '1'.

IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flags for the INT0 and INT1 external interrupts, respectively. If an INT0 or INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag remains logic 1 while the input is active as defined by the corresponding polarity bit (IN0PL or IN1PL); the flag remains logic 0 while the input is inactive. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.

#### 9.3.3. Interrupt Priorities

Each interrupt source can be individually programmed to one of two priority levels: low or high. A low priority interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be preempted. Each interrupt has an associated interrupt priority bit in an SFR (IP or EIP2) used to configure its priority level. Low priority is the default. If two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. If both interrupts have the same priority level, a fixed priority order is used to arbitrate, given in Table 9.4.

### 9.3.4. Interrupt Latency

Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are sampled and priority decoded each system clock cycle. Therefore, the fastest possible response time is 6 system clock cycles: 1 clock cycle to detect the interrupt and 5 clock cycles to complete the LCALL to the ISR. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL is made to service the pending interrupt. Therefore, the maximum response time for an interrupt (when no other interrupt is currently being serviced or the new interrupt is of greater priority) occurs when the CPU is performing an RETI instruction followed by a DIV as the next instruction. In this case, the response time is 20 system clock cycles: 1 clock cycle to detect the interrupt, 6 clock cycles to execute the RETI, 8 clock cycles to complete the DIV instruction and 5 clock cycles to execute the LCALL to the ISR. If the CPU is executing an ISR for an interrupt with equal or higher priority, the new interrupt will not be serviced until the current ISR completes, including the RETI and following instruction.

Note that the CPU is stalled during Flash write/erase operations and USB FIFO MOVX accesses (see **Section "13.2. Accessing USB FIFO Space" on page 115**). Interrupt service latency will be increased for interrupts occurring while the CPU is stalled. The latency for these situations will be determined by the standard interrupt service procedure (as described above) and the amount of time the CPU is stalled.



### 11.8. Software Reset

Software may force a reset by writing a '1' to the SWRSF bit (RSTSRC.4). The SWRSF bit will read '1' following a software forced reset. The state of the RST pin is unaffected by this reset.

## 11.9. USB Reset

Writing '1' to the USBRSF bit in register RSTSRC selects USB0 as a reset source. With USB0 selected as a reset source, a system reset will be generated when either of the following occur:

- 1. RESET signaling is detected on the USB network. The USB Function Controller (USB0) must be enabled for RESET signaling to be detected. See **Section "16. Universal Serial Bus Controller (USB0)" on page 159** for information on the USB Function Controller.
- 2. The voltage on the VBUS pin matches the polarity selected by the VBPOL bit in register REG0CN. See Section "8. Voltage Regulator (REG0)" on page 69 for details on the VBUS detection circuit.

The USBRSF bit will read '1' following a USB reset. The state of the  $\overline{RST}$  pin is unaffected by this reset.



SFR Definition	13.2.	EMI0CF:	External	Memory	Configuration
----------------	-------	---------	----------	--------	---------------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
-	USBFAE	-	EMD2	EMD1	EMD0	EALE1	EALE0	00000011					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0						
							SFR Address	:: 0x85					
Bit7:	Unused. Rea	ad = 0b. Wr	ite = don't d	care.									
Bit6:	USBFAE: US	SB FIFO Ac	cess Enabl	e.									
	0: USB FIFO	RAM not a	available th	rough MOV	X instructio	ns.							
	1: USB FIFO	RAM avai	lable using	MOVX instr	uctions. Th	e 1k of USE	3 RAM will	be mapped					
	IN XRAM space at addresses 0x0400 to 0x07FF. The USB clock must be active and												
	greater than or equal to twice the SYSCLK (USBCLK $\geq$ 2 x SYSCLK) to access this area with MOVX instructions												
D:4C.	Unused. Read = 0b. Write = don't care.												
DILO. Dit4:	EMD2: EMIF Multiplex Mode Select.												
DIL4.		0: EMIF operates in multiplexed address/data mode.											
	1. FMIF operates in non-multiplexed mode (separate address and data pins)												
Bits3-2	EMD1–0: EMIF Operating Mode Select.												
2.000 2.	These bits co	These bits control the operating mode of the External Memory Interface											
	00: Internal 0	Only: MOV	K accesses	on-chip XR	AM only. Al	I effective a	ddresses a	alias to					
	on-chip mem	ory space.		•									
	01: Split Moc	le without E	Bank Select	: Accesses	below the c	on-chip XRA	M bounda	ry are					
	directed on-c	chip. Acces	ses above t	the on-chip	XRAM boui	ndary are di	rected off-	chip. 8-bit					
	off-chip MO∖	/X operatio	ns use the	current cont	ents of the	Address Hi	gh port late	ches to					
	resolve uppe	er address b	oyte. Note t	hat in order	to access o	off-chip space	ce, EMI0CI	N must be					
	set to a page	e that is not	contained i	in the on-ch	ip address	space.							
	10: Split Moc	te with Ban	K Select: A		ow the on-o		boundary a	are directed					
	on-cnip. Acc	esses abov	e the on-cr		oundary are	e airectea oi	T-CNIP. 8-D						
				off_chin XE		ne ine nign n-chin XPA	Mis not vi	e auuress.					
	CPU				CAINI OTIIY. C								
Bits1–0 <sup>.</sup>	FAL F1-0. AI	I F Pulse-W	/idth Select	Bits (only h	as effect w	hen FMD2 :	= 0)						
2.10. 01	00: ALE high	and ALE I	ow pulse w	idth = 1 SYS	SCLK cvcle		•).						
	01: ALE high	and ALE I	, ow pulse wi	idth = 2 SYS	SCLK cycle	s.							
	10: ALE high	and ALE I	ow pulse wi	idth = 3 SYS	SCLK cycle	S.							
	11: ALE high	and ALE lo	ow pulse wi	dth = 4 SYS	SCLK cycles	S.							

### 13.7.1.2.8-bit MOVX without Bank Select: EMI0CF[4:2] = '101' or '111'.



Nonmuxed 8-bit WRITE without Bank Select

Figure 13.6. Non-multiplexed 8-bit MOVX without Bank Select Timing



## 13.7.2. Multiplexed Mode

### 13.7.2.1.16-bit MOVX: EMI0CF[4:2] = '001', '010', or '011'.



Figure 13.8. Multiplexed 16-bit MOVX Timing



## SFR Definition 14.3. OSCLCN: Internal L-F Oscillator Control

R/W	R	R/W	R	R/W	R/W	R/W	R/W	Reset Value					
OSCLE	N OSCLRDY	OSCLF3	OSCLF2	OSCLF1	OSCLF0	OSCLD1	OSCLD0	00vvvv00					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:					
								0x86					
Bit7:	OSCLEN: Internal L-F Oscillator Enable. 0: Internal L-F Oscillator Disabled. 1: Internal L-F Oscillator Enabled. OSCL RDY: Internal L-F Oscillator Ready Flag.												
Bit6:	OSCLRDY: Internal L-F Oscillator Ready Flag. 0: Internal L-F Oscillator frequency not stabilized. 1: Internal L-F Oscillator frequency stabilized.												
Bits5–2:	<ul> <li>-2: OSCLF[3:0]: Internal L-F Oscillator Frequency Control bits.</li> <li>Fine-tune control bits for the internal L-F Oscillator frequency. When set to 0000b, the L-F oscillator operates at its fastest setting. When set to 1111b, the L-F oscillator operates at its slowest setting.</li> </ul>												
Bits1–0:	OSCLD[1:0]: 00: Divide by 01: Divide by 10: Divide by 11: Divide by	Internal L-I 8 selected 4 selected. 2 selected 1 selected	- Oscillator	Divider Sel	ect.								



## 14.3. External Oscillator Drive Circuit

The external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. For a crystal or ceramic resonator configuration, the crystal/ resonator must be wired across the XTAL1 and XTAL2 pins as shown in Option 1 of Figure 14.1. A 10 M $\Omega$  resistor also must be wired across the XTAL1 and XTAL2 pins for the crystal/resonator configuration. In RC, capacitor, or CMOS clock configuration, the clock source should be wired to the XTAL2 pin as shown in Option 2, 3, or 4 of Figure 14.1. The type of external oscillator must be selected in the OSCXCN register, and the frequency control bits (XFCN) must be selected appropriately (see SFR Definition 14.4)

**Important Note on External Oscillator Usage:** Port pins must be configured when using the external oscillator circuit. When the external oscillator drive circuit is enabled in crystal/resonator mode, Port pins P0.6 and P0.7 (C8051F340/1/4/5/8) or P0.2 and P0.3 (C8051F342/3/6/7/9/A/B) are used as XTAL1 and XTAL2 respectively. When the external oscillator drive circuit is enabled in capacitor, RC, or CMOS clock mode, Port pin P0.7 (C8051F340/1/4/5/8) or P0.3 (C8051F342/3/6/7/9/A/B) is used as XTAL2. The Port I/ O Crossbar should be configured to skip the Port pins used by the oscillator circuit; see Section "15.1. Priority Crossbar Decoder" on page 144 for Crossbar configuration. Additionally, when using the external oscillator circuit in crystal/resonator, capacitor, or RC mode, the associated Port pins should be configured as a digital input. See Section "15.2. Port I/O Initialization" on page 147 for details on Port input mode selection.

#### 14.3.1. Clocking Timers Directly Through the External Oscillator

The external oscillator source divided by eight is a clock option for the timers (Section "21. Timers" on page 235) and the Programmable Counter Array (PCA) (Section "22. Programmable Counter Array (PCAO)" on page 255). When the external oscillator is used to clock these peripherals, but is not used as the system clock, the external oscillator frequency must be less than or equal to the system clock frequency. In this configuration, the clock supplied to the peripheral (external oscillator / 8) is synchronized with the system clock; the jitter associated with this synchronization is limited to ±0.5 system clock cycles.

#### 14.3.2. External Crystal Example

If a crystal or ceramic resonator is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 14.1, Option 1. The External Oscillator Frequency Control value (XFCN) should be chosen from the Crystal column of the table in SFR Definition 14.4 (OSCXCN register). For example, a 12 MHz crystal requires an XFCN setting of 111b.

When the crystal oscillator is first enabled, the oscillator amplitude detection circuit requires a settling time to achieve proper bias. Introducing a delay of 1 ms between enabling the oscillator and checking the XTLVLD bit will prevent a premature switch to the external oscillator as the system clock. Switching to the external oscillator before the crystal oscillator has stabilized can result in unpredictable behavior. The recommended procedure is:

- Step 1. Enable the external oscillator.
- Step 2. Wait at least 1 ms.
- Step 3. Poll for XTLVLD => '1'.
- Step 4. Switch the system clock to the external oscillator.

**Important Note on External Crystals:** Crystal oscillator circuits are quite sensitive to PCB layout. The crystal should be placed as close as possible to the XTAL pins on the device. The traces should be as short as possible and shielded with ground plane from any other traces which could introduce noise or interference.



## SFR Definition 15.11. P1SKIP: Port1 Skip

Γ	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 0000000
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xD5
E	Bits7–0:	P1SKIP[7:0] These bits so log inputs (fo lator circuit, 0: Correspor 1: Correspor	: Port1 Cros elect Port p or ADC or C CNVSTR in nding P1.n   nding P1.n	ssbar Skip I ins to be sk comparator) iput) should pin is not sk pin is skippe	Enable Bits. ipped by the or used as l be skipped sipped by the ed by the Ci	e Crossbar special fun by the Cro e Crossbar. ossbar.	Decoder. P ctions (VRE ssbar.	ort pins us F input, e	sed as ana- xternal oscil-

## SFR Definition 15.12. P2: Port2 Latch

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						(bit	t addressable)	) 0xA0
Bits7–0:	P2.[7:0] Write - Outp 0: Logic Low 1: Logic Hig Read - Alwa pin when cou 0: P2.n pin is 1: P2.n pin is	ut appears / Output. h Output (hi ys reads '0' nfigured as s logic low. s logic high.	on I/O pins igh impedar if selected digital input	per Crossba nce if corres as analog in t.	ar Registers ponding P2 nput in regis	s (when XB 2MDOUT.n   ster P2MDI	ARE = '1'). bit = 0). N. Directly	reads Port

## SFR Definition 15.13. P2MDIN: Port2 Input Mode





mode feature of the internal oscillator.

USB0 exits Suspend mode when any of the following occur: (1) Resume signaling is detected or generated, (2) Reset signaling is detected, or (3) a device or USB reset occurs. If suspended, the internal oscillator will exit Suspend mode upon any of the above listed events.

**Resume Signaling:** USB0 will exit Suspend mode if Resume signaling is detected on the bus. A Resume interrupt will be generated upon detection if enabled (RESINTE = '1'). Software may force a Remote Wakeup by writing '1' to the RESUME bit (POWER.2). When forcing a Remote Wakeup, software should write RESUME = '0' to end Resume signaling 10-15 ms after the Remote Wakeup is initiated (RESUME = '1').

**ISO Update:** When software writes '1' to the ISOUP bit (POWER.7), the ISO Update function is enabled. With ISO Update enabled, new packets written to an ISO IN endpoint will not be transmitted until a new Start-Of-Frame (SOF) is received. If the ISO IN endpoint receives an IN token before a SOF, USB0 will transmit a zero-length packet. When ISOUP = '1', ISO Update is enabled for all ISO endpoints.

**USB Enable:** USB0 is disabled following a Power-On-Reset (POR). USB0 is enabled by clearing the USBINH bit (POWER.4). Once written to '0', the USBINH can only be set to '1' by one of the following: (1) a Power-On-Reset (POR), or (2) an asynchronous USB0 reset generated by writing '1' to the USBRST bit (POWER.3).

Software should perform all USB0 configuration before enabling USB0. The configuration sequence should be performed as follows:

- Step 1. Select and enable the USB clock source.
- Step 2. Reset USB0 by writing USBRST= '1'.
- Step 3. Configure and enable the USB Transceiver.
- Step 4. Perform any USB0 function configuration (interrupts, Suspend detect).
- Step 5. Enable USB0 by writing USBINH =  $0^{\circ}$ .





Figure 18.3. UART Interconnect Diagram

#### 18.2.1. 8-Bit UART

8-Bit UART mode uses a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted LSB first from the TX0 pin and received at the RX0 pin. On receive, the eight data bits are stored in SBUF0 and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when software writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RI0 must be logic 0, and if MCE0 is logic 1, the stop bit must be logic 1. In the event of a receive data overrun, the first received 8 bits are latched into the SBUF0 receive register and the following overrun data bits are lost.

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 is set.



Figure 18.4. 8-Bit UART Timing Diagram



## 19.2. Data Format

UART1 has a number of available options for data formatting. Data transfers begin with a start bit (logic low), followed by the data bits (sent LSB-first), a parity or extra bit (if selected), and end with one or two stop bits (logic high). The data length is variable between 5 and 8 bits. A parity bit can be appended to the data, and automatically generated and detected by hardware for even, odd, mark, or space parity. The stop bit length is selectable between short (1 bit time) and long (1.5 or 2 bit times), and a multi-processor communication mode is available for implementing networked UART buses. All of the data formatting options can be configured using the SMOD1 register, shown in SFR Definition 19.2. Figure 19.2 shows the timing for a UART1 transaction without parity or an extra bit enabled. Figure 19.3 shows the timing for a UART1 transaction with parity enabled (PE1 = 1). Figure 19.4 is an example of a UART1 transaction when the extra bit is enabled (XBE1 = 1). Note that the extra bit feature is not available when parity is enabled, and the second stop bit is only an option for data lengths of 6, 7, or 8 bits.



Figure 19.2. UART1 Timing Without Parity or Extra Bit



Figure 19.3. UART1 Timing With Parity



Figure 19.4. UART1 Timing With Extra Bit

## **19.3.** Configuration and Operation

UART1 provides standard asynchronous, full duplex communication. It can operate in a point-to-point serial communications application, or as a node on a multi-processor serial interface. To operate in a point-to-point application, where there are only two devices on the serial bus, the MCE1 bit in SMOD1 should be cleared to '0'. For operation as part of a multi-processor communications bus, the MCE1 and XBE1 bits should both be set to '1'. In both types of applications, data is transmitted from the microcontroller on the TX1 pin, and received on the RX1 pin. The TX1 and RX1 pins are configured using the crossbar and the Port I/O registers, as detailed in **Section "15. Port Input/Output" on page 142**.

In typical UART communications, The transmit (TX) output of one device is connected to the receive (RX) input of the other device, either directly or through a bus transceiver, as shown in Figure 19.5.



Figure 19.5. Typical UART Interconnect Diagram

### 19.3.1. Data Transmission

Data transmission is double-buffered, and begins when software writes a data byte to the SBUF1 register. Writing to SBUF1 places data in the Transmit Holding Register, and the Transmit Holding Register Empty flag (THRE1) will be cleared to '0'. If the UARTs shift register is empty (i.e., no transmission is in progress) the data will be placed in the shift register, and the THRE1 bit will be set to '1'. If a transmission is in progress, the data will remain in the Transmit Holding Register until the current transmission is complete. The TI1 Transmit Interrupt Flag (SCON1.1) will be set at the end of any transmission (the beginning of the stop-bit time). If enabled, an interrupt will occur when TI1 is set.

If the extra bit function is enabled (XBE1 = '1') and the parity function is disabled (PE1 = '0'), the value of the TBX1 (SCON1.3) bit will be sent in the extra bit position. When the parity function is enabled (PE1 = '1'), hardware will generate the parity bit according to the selected parity type (selected with S1PT[1:0]), and append it to the data field. Note: when parity is enabled, the extra bit function is not available.

### 19.3.2. Data Reception

Data reception can begin any time after the REN1 Receive Enable bit (SCON1.4) is set to logic 1. After the stop bit is received, the data byte will be stored in the receive FIFO if the following conditions are met: the receive FIFO (3 bytes deep) must not be full, and the stop bit(s) must be logic 1. In the event that the receive FIFO is full, the incoming byte will be lost, and a Receive FIFO Overrun Error will be generated (OVR1 in register SCON1 will be set to logic 1). If the stop bit(s) were logic 0, the incoming data will not be stored in the receive FIFO. If the reception conditions are met, the data is stored in the receive FIFO, and the RI1 flag will be set. Note: when MCE1 = '1', RI1 will only be set if the extra bit was equal to '1'. Data can be read from the receive FIFO by reading the SBUF1 register. The SBUF1 register represents the oldest byte in the FIFO. After SBUF1 is read, the next byte in the FIFO is immediately loaded into SBUF1, and



216

## 20.5. Serial Clock Timing

Four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI0 Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.4) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. SPI0 should be disabled (by clearing the SPIEN bit, SPI0CN.0) when changing the clock phase or polarity. The clock and data line relationships for master mode are shown in Figure 20.5. For slave mode, the clock and data relationships are shown in Figure 20.6 and Figure 20.7.

The SPI0 Clock Rate Register (SPI0CKR) as shown in SFR Definition 20.3 controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency or 12.5 MHz, whichever is slower. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the slave's system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the slave's system clock frequency.



Figure 20.5. Master Mode Data/Clock Timing



## SFR Definition 20.2. SPI0CN: SPI0 Control

R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	Reset Value					
SPIF	WCOL	MODF	RXOVRN	NSSMD1	NSSMD0	TXBMT	SPIEN	00000110					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable					
							SFR Address	s: 0xF8					
Bit 7:	SPIF: SPI0 I	nterrupt Fla	ag.										
	I his bit is se	et to logic 1	by nardwar	e at the end	OF a data tra	anster. It in	terrupts ar	e enabled,					
	automaticall	v cleared by	/ hardware	It must he	cleared by s	oftware	routine. It						
Bit 6:	WCOL: Write Collision Flag.												
	This bit is set to logic 1 if a write to SPI0DAT is attempted when the transmit buffer has not												
	been emptie	been emptied to the SPI shift register. When this occurs, the write to SPI0DAT will be											
	ignored, and	I the transm	it buffer will	I not be writ	ten. This flag	g can occu	r in all SPI	0 modes. It					
	must be cleared by software.												
DIL D.	This hit is se	MODF: Mode Fault Flag. This hit is set to logic 1 by bardware (and generates a SPI0 interrupt) when a master mode.											
	collision is d	etected (NS	SS is low. M	STEN = 1.	and NSSMD	0[1:0] = 01	. This bit is	not auto-					
	matically cle	ared by har	dware. It m	ust be clea	red by softwa	are.							
Bit 4:	RXOVRN: R	eceive Ove	errun Flag (S	Slave Mode	only).								
	This bit is se	et to logic 1	by hardwar	e (and gene	erates a SPI	0 interrupt)	when the	receive buf-					
	fer still holds	unread da	ta from a pr	evious tran	sfer and the	last bit of t	he current	transfer is					
	shifted into t	he SPIU shi	ft register.	his bit is no	ot automatica	ally cleared	by hardwardwa	are. It must					
Bits 3-2.	NSSMD1_N	SSMD0. SI	ave Select I	Mode									
Dito 0 2.	Selects betw	veen the fol	lowing NSS	operation i	nodes:								
	(See Sectio	n "20.2. SF	10 Master M	Node Operation	ation" on pa	<b>age 224</b> an	d Section	"20.3. SPI0					
	Slave Mode	Operation	" on page	<b>226</b> ).	-	-							
	00: 3-Wire S	lave or 3-w	ire Master I	Mode. NSS	signal is not	t routed to	a port pin.						
	01: 4-Wire S	lave or Mul	ti-Master M	ode (Defau	lt). NSS is al	lways an ir	put to the	device.					
	1x: 4-vvire S	Ingle-Maste	SMD0	s signal is	mapped as a	an output fr	om the dev	vice and will					
Bit 1:	TXBMT: Trai	nsmit Buffe	r Empty.										
	This bit will b	be set to log	gic 0 when r	new data ha	s been writte	en to the tr	ansmit buf	fer. When					
	data in the tr	ansmit buff	er is transfe	erred to the	SPI shift reg	jister, this b	it will be se	et to logic 1,					
	indicating the	at it is safe	to write a ne	ew byte to t	he transmit l	buffer.							
Bit 0:	SPIEN: SPI	) Enable.											
	1 NIS DIT ENAL	Dies/alsable	s the SPI.										



Parameter	Description	Min	Max	Units
Master Mode Timing* (See Figure 20.8 and Figure 20.9)				
т <sub>мскн</sub>	SCK High Time	1 x T <sub>SYSCLK</sub>		ns
T <sub>MCKL</sub>	SCK Low Time	1 x T <sub>SYSCLK</sub>		ns
T <sub>MIS</sub>	MISO Valid to SCK Shift Edge	1 x T <sub>SYSCLK</sub> + 20		ns
т <sub>мін</sub>	SCK Shift Edge to MISO Change	0		ns
Slave Mode Timing* (See Figure 20.10 and Figure 20.11)				
T <sub>SE</sub>	NSS Falling to First SCK Edge	2 x T <sub>SYSCLK</sub>		ns
T <sub>SD</sub>	Last SCK Edge to NSS Rising	2 x T <sub>SYSCLK</sub>		ns
T <sub>SEZ</sub>	NSS Falling to MISO Valid		4 x T <sub>SYSCLK</sub>	ns
T <sub>SDZ</sub>	NSS Rising to MISO High-Z		4 x T <sub>SYSCLK</sub>	ns
т <sub>скн</sub>	SCK High Time	5 x T <sub>SYSCLK</sub>		ns
T <sub>CKL</sub>	SCK Low Time	5 x T <sub>SYSCLK</sub>		ns
T <sub>SIS</sub>	MOSI Valid to SCK Sample Edge	2 x T <sub>SYSCLK</sub>		ns
T <sub>SIH</sub>	SCK Sample Edge to MOSI Change	2 x T <sub>SYSCLK</sub>		ns
т <sub>soн</sub>	SCK Shift Edge to MISO Change		4 x T <sub>SYSCLK</sub>	ns
T <sub>SLH</sub>	Last SCK Edge to MISO Change (CKPHA = 1 ONLY)	6 x T <sub>SYSCLK</sub>	8 x T <sub>SYSCLK</sub>	ns

Table 20.1. SPI Slave Timing Parameters

\*Note:  $T_{SYSCLK}$  is equal to one period of the device system clock (SYSCLK).

