



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	48MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.25V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f34d-gq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 4.3. TQFP-48 Recommended PCB Land Pattern

Table 4.3. TQFP-48 PCB Land Pattern Dimensions								
Dimension	Min	Max						
C1	8.30	8.40						
C2	8.30	8.40						
E	0.50	BSC						
X1	0.20	0.30						
Y1	1.40	1.50						
Notes:								
General:								
 All dimensions shown ar 	e in millimeters (mm) unless	otherwise noted.						
2. This Land Pattern Desig	n is based on the IPC-7351 g	juidelines.						
Solder Mask Design:								
3. All metal pads are to be	non-solder mask defined (NS	MD). Clearance between						
the solder mask and the	metal pad is to be 60 µm min	imum, all the way around						
the pad.								
Stencil Design:								
4. A stainless steel, laser-c	ut and electro-polished stend	il with trapezoidal walls						
should be used to assure	e good solder paste release.	·						
5. The stencil thickness sho	ould be 0.125 mm (5 mils).							
6. The ratio of stencil apert	ure to land pad size should b	e 1:1 for all pads.						
Card Assembly:	·	·						
7. A No-Clean, Type-3 sold	er paste is recommended.							
	reflow profile is per the JEDE	EC/IPC J-STD-020						
specification for Small B								

Table 4.3. TQFP-48 PCB Land Pattern Dimensions






Figure 4.6. LQFP-32 Recommended PCB Land Pattern

Table 4.5. LQFP-32 PCB Land Pattern Dimensions

			Dimensions		
	Dimension	Min	Max		
	C1	8.40	8.50		
	C2	8.40	8.50		
	E	0.80 BSC			
	X1	0.40	0.50		
	Y1	1.25	1.35		
Notes	:				
Gener	ral:				
1.	All dimensions shown are	in millimeters (mm) unless	otherwise noted.		
2.	This Land Pattern Design	is based on the IPC-7351	guidelines.		
Solde	r Mask Design:				
3.	All metal pads are to be no	on-solder mask defined (N	SMD). Clearance between		
	the solder mask and the m	ietal pad is to be 60 μm mi	nimum, all the way around		
	the pad.				
Stenc	il Design:				
4.	A stainless steel, laser-cut	and electro-polished sten	cil with trapezoidal walls		
	should be used to assure	•	•		
5.	The stencil thickness shou				
	The ratio of stencil apertur	· · ·	pe 1:1 for all pads.		
	Assembly:	•			
	A No-Clean, Type-3 solde	r paste is recommended.			
	The recommended card re	•	EC/IPC J-STD-020		
51	specification for Small Boo				
		· · · · · · · · · · · · · · · · · · ·			



5.3.3. Settling Time Requirements

When the ADC0 input configuration is changed (i.e., a different AMUX0 selection is made), a minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the AMUX0 resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Note that in low-power tracking mode, three SAR clocks are used for tracking at the start of every conversion. For most applications, these three SAR clocks will meet the minimum tracking time requirements.

Figure 5.5 shows the equivalent ADC0 input circuits for both Differential and Single-ended modes. Notice that the equivalent time constant for both input circuits is the same. The required ADC0 settling time for a given settling accuracy (SA) may be approximated by Equation 5.1. When measuring the Temperature Sensor output or V_{DD} with respect to GND, R_{TOTAL} reduces to R_{MUX} . See Table 5.1 for ADC0 minimum settling time requirements.

$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$$


Equation 5.1. ADC0 Settling Time Requirements


Where:

SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds

 R_{TOTAL} is the sum of the AMUX0 resistance and any external source resistance.

n is the ADC resolution in bits (10).





Single-Ended Mode

Figure 5.5. ADC0 Equivalent Input Circuits



7. Comparators

C8051F34x devices include two on-chip programmable voltage Comparators. A block diagram of the comparators is shown in Figure 7.1, where "n" is the comparator number (0 or 1). The two Comparators operate identically with the following exceptions: (1) Their input selections differ, and (2) Comparator0 can be used as a reset source. For input selection details, refer to SFR Definition 7.2 and SFR Definition 7.5.

Each Comparator offers programmable response time and hysteresis, an analog input multiplexer, and two outputs that are optionally available at the Port pins: a synchronous "latched" output (CP0, CP1), or an asynchronous "raw" output (CP0A, CP1A). The asynchronous signal is available even when the system clock is not active. This allows the Comparators to operate and generate an output with the device in STOP mode. When assigned to a Port pin, the Comparator outputs may be configured as open drain or push-pull (see Section "15.2. Port I/O Initialization" on page 147). Comparator0 may also be used as a reset source (see Section "11.5. Comparator0 Reset" on page 103).

The Comparator0 inputs are selected in the CPT0MX register (SFR Definition 7.2). The CMX0P1-CMX0P0 bits select the Comparator0 positive input; the CMX0N1-CMX0N0 bits select the Comparator0 negative input. The Comparator1 inputs are selected in the CPT1MX register (SFR Definition 7.5). The CMX-1P1-CMX1P0 bits select the Comparator1 positive input; the CMX1N1-CMX1N0 bits select the Comparator1 negative input.

Important Note About Comparator Inputs: The Port pins selected as Comparator inputs should be configured as analog inputs in their associated Port configuration register, and configured to be skipped by the Crossbar (for details on Port configuration, see **Section "15.3. General Purpose Port I/O" on page 150**).






Figure 7.1. Comparator Functional Block Diagram

Comparator outputs can be polled in software, used as an interrupt source, and/or routed to a Port pin. When routed to a Port pin, Comparator outputs are available asynchronous or synchronous to the system clock; the asynchronous output is available even in STOP mode (with no system clock active). When disabled, the Comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, and supply current falls to less than 100 nA. See **Section "15.1. Priority Crossbar Decoder" on page 144** for details on configuring Comparator outputs via the digital Crossbar. Comparator inputs can be externally driven from -0.25 V to (V_{DD}) + 0.25 V without damage or upset. The complete Comparator electrical specifications are given in Table 7.1.

Comparator response time may be configured in software via the CPTnMD registers (see SFR Definition 7.3 and SFR Definition 7.6). Selecting a longer response time reduces the Comparator supply current. See Table 7.1 for complete timing and supply current specifications.



Notes on Registers, Operands and Addressing Modes:

Rn - Register R0-R7 of the currently selected register bank.

@Ri - Data RAM location addressed indirectly through R0 or R1.

rel - 8-bit, signed (two's complement) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

direct - 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00-0x7F) or an SFR (0x80-0xFF).

#data - 8-bit constant

#data16 - 16-bit constant

bit - Direct-accessed bit in Data RAM or SFR

addr11 - 11-bit destination address used by ACALL and AJMP. The destination must be within the same 2K-byte page of program memory as the first byte of the following instruction.

addr16 - 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 8K-byte program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP. All mnemonics copyrighted © Intel Corporation 1980.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
PT3	PCP1	PCP0	PPCA0	PADC0	PWADC0	PUSB0	PSMB0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0xF6			
Bit7:	PT3: Timer 3										
	This bit sets				ot.						
	0: Timer 3 interrupts set to low priority level. 1: Timer 3 interrupts set to high priority level.										
		•	• •								
Bit6:	PCP1: Comparator1 (CP1) Interrupt Priority Control.										
	This bit sets the priority of the CP1 interrupt.										
	0: CP1 interrupt set to low priority level.										
	1: CP1 inter		• • •								
Bit5:	PCP0: Com	· ·	, i		ontrol.						
	This bit sets	the priority	of the CP0	interrupt.							
	0: CP0 interrupt set to low priority level.										
	1: CP0 interrupt set to high priority level.										
Bit4:	PPCA0: Programmable Counter Array (PCA0) Interrupt Priority Control.										
	This bit sets the priority of the PCA0 interrupt.										
	0: PCA0 interrupt set to low priority level.										
	1: PCA0 inte	errupt set to	high priorit	y level.							
Bit3:	PADC0 ADC	0 Convers	ion Comple	te Interrupt	Priority Con	trol.					
	This bit sets	the priority	of the ADC	0 Conversi	on Complete	e interrupt.					
	0: ADC0 Co	nversion Co	omplete inte	errupt set to	low priority	level.					
	1: ADC0 Co	nversion Co	omplete inte	errupt set to	high priority	/ level.					
Bit2:	PWADC0: A	DC0 Windo	ow Compara	ator Interru	ot Priority Co	ontrol.					
	This bit sets	the priority	of the ADC	0 Window	interrupt.						
	0: ADC0 Wir	ndow interr	upt set to lo	w priority le	evel.						
	1: ADC0 Wir	ndow interr	upt set to hi	gh priority l	evel.						
Bit1:	PUSB0: USE	30 Interrup	t Priority Co	ntrol.							
	This bit sets	the priority	of the USB	0 interrupt.							
	0: USB0 inte	errupt set to	low priority	level.							
	1: USB0 inte	•									
Bit0:	PSMB0: SM	•	• •		ntrol.						
	This bit sets										
	0: SMB0 inte										
	1: SMB0 inte										

SFR Definition 9.10. EIP1: Extended Interrupt Priority 1



9.4. Power Management Modes

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the peripherals and clocks active. In Stop mode, the CPU is halted, all interrupts, are inactive, and the internal oscillator is stopped (analog peripherals remain in their selected states; the external oscillator is not affected). Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. Figure 1.15 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished through system clock and individual peripheral management. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers or serial buses, draw little power when they are not in use. Turning off the oscillators lowers power consumption considerably; however a reset is required to restart the MCU.

The internal oscillator can be placed in Suspend mode (see **Section "14. Oscillators" on page 131**). In Suspend mode, the internal oscillator is stopped until a non-idle USB event is detected, or the VBUS input signal matches the polarity selected by the VBPOL bit in register REGOCN (SFR Definition 8.1).

9.4.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes execution. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt is asserted or a reset occurs. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If enabled, the Watchdog Timer (WDT) will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to **Section "11.6. PCA Watchdog Timer Reset" on page 103** for more information on the use and configuration of the WDT.


9.4.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes execution. In Stop mode the internal oscillator, CPU, and all digital peripherals are stopped; the state of the external oscillator circuit is not affected. Each analog peripheral (including the external oscillator circuit) may be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to in STOP mode for longer than the MCD timeout of 100 µsec.



13.7.1.2.8-bit MOVX without Bank Select: EMI0CF[4:2] = '101' or '111'.



Nonmuxed 8-bit WRITE without Bank Select

Figure 13.6. Non-multiplexed 8-bit MOVX without Bank Select Timing



SFR Definition 14.4	. OSCXCN: External	Oscillator Control
---------------------	--------------------	---------------------------

		R/W	R/W	R	R/W	R/W	R/W	Reset Value			
XTLVLD	XOSCM	D2 XOSCMD1	XOSCMD0	-	XFCN2	XFCN1	XFCN0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address			
								0xB1			
Bit7:		Crystal Occillat	or Valid Ela								
DILT.		Crystal Oscillat Ily when XOSCI		ıy.							
		l Oscillator is ur		t vet stable.							
Bits6–4:	•	1: Crystal Oscillator is running and stable. XOSCMD2–0: External Oscillator Mode Bits.									
	00x: External Oscillator circuit off.										
	010: External CMOS Clock Mode.										
	011: External CMOS Clock Mode with divide by 2 stage.										
		Oscillator Mode									
	•	acitor Oscillator									
		stal Oscillator M									
D:+2.		tal Oscillator M			age.						
Bit3: Bits2–0:		ED. Read = 0, ^v D: External Osci			ol Rite						
DIISZ-U.		See table belov	•	iency Contr	OI DIIS.						
		Crystal (XOSC	,		CMD = 10x)		CMD = 10	<)			
	000	f ≤ 32 kł		f ≤ 25			tor = 0.87				
	001	32 kHz < f ≤			f ≤ 50 kHz		ctor = 2.6				
	010	84 kHz < f ≤ 2			≤ 100 kHz		ctor = 7.7				
	011	225 kHz < f ≤			f ≤ 200 kHz		ctor = 22				
	100	590 kHz < f ≤			f ≤ 400 kHz		ctor = 65				
	101	1.5 MHz < f ≤			f ≤ 800 kHz		tor = 180				
	110	4 MHz < f ≤ 1			f ≤ 1.6 MHz		ctor = 664				
	111	10 MHz < f ≤	30 MHz	1.6 MHz <	$f \le 3.2 \text{ MHz}$	K Fac	tor = 1590				
CRYSTA	L MODE (Circuit from Fig	ure 14.1, O	ption 1; XO	SCMD = 11	x)					
	•	KFCN value to r		•		,					
RC MOD	•	from Figure 14.	•		•						
		KFCN value to r	•	ency range	:						
		10 ³) / (R x C), w									
		ency of clock in									
	•	citor value in pF									
	K = Pull-	up resistor value	e in κΩ								
	(Circuit fr	om Figure 14.1,	Ontion 2. V	(<u>)</u>	10v)						
		K Factor (KF) fo									
		C x V _{DD}), where		aon neque	ity uconeu.						
	-	ency of clock in									
	•	citor value the >		ηpF							
		ower Supply on									




15.3. General Purpose Port I/O

Port pins that remain unassigned by the Crossbar and are not used by analog peripherals can be used for general purpose I/O. Ports 3-0 are accessed through corresponding special function registers (SFRs) that are both byte addressable and bit addressable. Port 4 (48-pin packages only) uses an SFR which is byte-addressable. When writing to a Port, the value written to the SFR is latched to maintain the output data value at each pin. When reading, the logic levels of the Port's input pins are returned regardless of the XBRn settings (i.e., even when the pin is assigned to another signal by the Crossbar, the Port register can always read its corresponding Port I/O pin). The exception to this is the execution of the read-modify-write instructions. The read-modify-write instructions when operating on a Port SFR are the following: ANL, ORL, XRL, JBC, CPL, INC, DEC, DJNZ and MOV, CLR or SETB, when the destination is an individual bit in a Port SFR. For these instructions, the value of the register (not the pin) is read, modified, and written back to the SFR.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	111111111		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
(bit addressable) 0x80										
Bits7–0:	P0.[7:0] Write - Outp 0: Logic Low 1: Logic Higl Read - Alwa pin when co 0: P0.n pin is 1: P0.n pin is	/ Output. h Output (hi ys reads '0' nfigured as s logic low.	gh impedar if selected digital input	nce if corres as analog ir	ponding P0)MDOUT.n l	bit = 0).			

SFR Definition 15.4. P0: Port0 Latch

SFR Definition 15.5. P0MDIN: Port0 Input Mode





Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFF This SFR is used to indirectly read and write USB0 registers. Write Procedure: 1. Poll for BUSY (USB 0ADR.7) => '0'.		R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
 This SFR is used to indirectly read and write USB0 registers. Write Procedure: Poll for BUSY (USB 0ADR.7) => '0'. Load the target USB0 register address into the USBADDR bits in register USB0A Write data to USB0DAT. Repeat (Step 2 may be skipped when writing to the same USB0 register). Read Procedure: Poll for BUSY (USB 0ADR.7) => '0'. Load the target USB0 register address into the USBADDR bits in register USB0A Write '1' to the BUSY bit in register USB0ADR (steps 2 and 3 can be performed i same write). 				USB	DAT				0000000	
 This SFR is used to indirectly read and write USB0 registers. Write Procedure: Poll for BUSY (USB 0ADR.7) => '0'. Load the target USB0 register address into the USBADDR bits in register USB0A Write data to USB0DAT. Repeat (Step 2 may be skipped when writing to the same USB0 register). Read Procedure: Poll for BUSY (USB 0ADR.7) => '0'. Load the target USB0 register address into the USBADDR bits in register USB0A Write '1' to the BUSY bit in register USB0ADR (steps 2 and 3 can be performed i same write). 	Bit7	Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0								
 Write Procedure: 1. Poll for BUSY (USB 0ADR.7) => '0'. 2. Load the target USB0 register address into the USBADDR bits in register USB0A 3. Write data to USB0DAT. 4. Repeat (Step 2 may be skipped when writing to the same USB0 register). Read Procedure: 1. Poll for BUSY (USB 0ADR.7) => '0'. 2. Load the target USB0 register address into the USBADDR bits in register USB0A 3. Write '1' to the BUSY bit in register USB0ADR (steps 2 and 3 can be performed i same write). 									0x97	
 Poll for BUSY (USB 0ADR.7) => '0'. Load the target USB0 register address into the USBADDR bits in register USB0A Write data to USB0DAT. Repeat (Step 2 may be skipped when writing to the same USB0 register). Read Procedure: Poll for BUSY (USB 0ADR.7) => '0'. Load the target USB0 register address into the USBADDR bits in register USB0A Write '1' to the BUSY bit in register USB0ADR (steps 2 and 3 can be performed i same write). 	Т	This SFR is	used to indi	rectly read	and write U	SB0 registe	ers.			
 Load the target USB0 register address into the USBADDR bits in register USB0A Write data to USB0DAT. Repeat (Step 2 may be skipped when writing to the same USB0 register). Read Procedure: Poll for BUSY (USB_0ADR.7) => '0'. Load the target USB0 register address into the USBADDR bits in register USB0A Write '1' to the BUSY bit in register USB0ADR (steps 2 and 3 can be performed i same write). 	٧									
 Write data to USB0DAT. Repeat (Step 2 may be skipped when writing to the same USB0 register). Read Procedure: Poll for BUSY (USB_0ADR.7) => '0'. Load the target USB0 register address into the USBADDR bits in register USB0A Write '1' to the BUSY bit in register USB0ADR (steps 2 and 3 can be performed i same write). 										
 4. Repeat (Step 2 may be skipped when writing to the same USB0 register). Read Procedure: Poll for BUSY (USB_0ADR.7) => '0'. Load the target USB0 register address into the USBADDR bits in register USB0A Write '1' to the BUSY bit in register USB0ADR (steps 2 and 3 can be performed i same write). 										
 Read Procedure: 1. Poll for BUSY (USB 0ADR.7) => '0'. 2. Load the target USB0 register address into the USBADDR bits in register USB0A 3. Write '1' to the BUSY bit in register USB0ADR (steps 2 and 3 can be performed i same write). 										
 Poll for BUSY (USB 0ADR.7) => '0'. Load the target USB0 register address into the USBADDR bits in register USB0A Write '1' to the BUSY bit in register USB0ADR (steps 2 and 3 can be performed i same write). 		4. Repeat (Step 2 may be skipped when writing to the same USB0 register).								
 Load the target USB0 register address into the USBADDR bits in register USB0A Write '1' to the BUSY bit in register USB0ADR (steps 2 and 3 can be performed i same write). 	4	4. Repeat (S	Step 2 may	ве ѕкірреа	when writin	g to the sar	ne usbu re	egister).		
 Write '1' to the BUSY bit in register USB0ADR (steps 2 and 3 can be performed i same write). 				ре скірреа	when writin	g to the sar	ne usbu re	egister).		
same write).	F	Read Proced	dure:			g to the sar		egister).		
4. Poll for BUSY (USB 0ADR.7) => '0'.	F 1	Read Proced	dure: USY (USB	0ADR.7) =	> '0'.	-			SB0ADR.	
	F 1 2	Read Proced 1. Poll for B 2. Load the 3. Write '1' t	dure: USY (USB target USB to the BUSY	0ADR.7) = 0 register a	> '0'. ddress into	the USBAD	DR bits in I	register U		
5. Read data from USB0DAT.	F 1 2 3	Read Proced 1. Poll for B 2. Load the 3. Write '1' t same writ	dure: USY (USB target USB to the BUSN te).	0ADR.7) = 0 register a ′ bit in regis	> '0'. ddress into ter USB0AI	the USBAD	DR bits in I	register U		
 Repeat from Step 2 (Step 2 may be skipped when reading the same USB0 register may be skipped when the AUTORD bit (USB0ADR.6) is logic 1). 	F 1 2 3 4 5	Read Proced 1. Poll for B 2. Load the 3. Write '1' t same writ 4. Poll for B 5. Read dat	dure: USY (USB target USB to the BUSY te). USY (USB a from USB	0ADR.7) = 0 register a ′ bit in regis 0ADR.7) = 0DAT.	> '0'. ddress into ter USB0AI > '0'.	the USBAD DR (steps 2	DR bits in i and 3 can	register U be perfori	med in the	

SFR Definition 16.3. USB0DAT: USB0 Data

. . .

.. . .

R	R	R	R	R	R	R	R	Reset Value	
Frame Number Low									
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address	
								0x0C	
Bits7-0: Frame Number Low									

- -

-

.

USB Register Definition 16.10. FRAMEH: USB0 Frame Number High

R -	R -	R -	R -	R -	R Fran	R ne Number	R High	Reset Value					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address: 0x0D					
Bits2-0:	Unused. Rea Frame Numb This register	oer High By	te		ved frame r	number.							

16.8. Interrupts

.....

The read-only USB0 interrupt flags are located in the USB registers shown in USB Register Definition 16.11 through USB Register Definition 16.13. The associated interrupt enable bits are located in the USB registers shown in USB Register Definition 16.14 through USB Register Definition 16.16. A USB0 interrupt is generated when any of the USB interrupt flags is set to '1'. The USB0 interrupt is enabled via the EIE1 SFR (see Section "9.3. Interrupt Handler" on page 88).

Important Note: Reading a USB interrupt flag register resets all flags in that register to '0'.



USB Register	r Definition 16.11	. IN1INT: USB0 IN	Endpoint Interrupt
---------------------	--------------------	-------------------	--------------------

	R	R	R	R	R	R	R	R	Reset Value
Ιſ	-	-	-	-	IN3	IN2	IN1	EP0	00000000
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address:
									0x02
E	Bit2: Bit1: Bit0:	Unused. Rea IN3: IN Endp This bit is cle 0: IN Endpoi 1: IN Endpoi IN2: IN Endpoi 1: IN Endpoi 1: IN Endpoi 1: IN Endpoi 1: IN Endpoi 2: IN Endpoi 1: IN Endpoi 2: IN Endpoi 1: IN Endpoi 2: IN Endpoi 2: IN Endpoi 1: IN Endpoi 2: Endpoint (1: Endpoint (point 3 Inter pared when nt 3 interrup nt 3 interrup ooint 2 Inter point 2 Interrup nt 2 interrup ooint 1 Interrup nt 1 interrup nt 1 interrup nt 0 Interrup pared when 0 interrupt in	rupt-pendin software re ot inactive. rupt-pendin software re ot inactive. ot active. rupt-pendin software re ot inactive. ot active. ot active. ot active. ot active. ot active. ot active. ot active. ot active.	ig Flag eads the IN ⁷ g Flag eads the IN ⁷ ig Flag eads the IN ⁷ Flag	IINT registe	er. er.		

USB Register Definition 16.12. OUT1INT: USB0 Out Endpoint Interrupt

R	R	R	R	R	R	R	R	Reset Value
-	-	-	-	OUT3	OUT2	OUT1	-	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address
								0x04
	s7–4: Unused. Read = 0000b. Write = don't care.							
Bit3:	OUT3: OUT Endpoint 3 Interrupt-pending Flag							
	This bit is cleared when software reads the OUT1INT register.							
	0: OUT Endpoint 3 interrupt inactive.							
	1: OUT Endpoint 3 interrupt active.							
Bit2:	OUT2: OUT Endpoint 2 Interrupt-pending Flag							
	This bit is cleared when software reads the OUT1INT register. 0: OUT Endpoint 2 interrupt inactive.							
	 OUT Endpoint 2 interrupt active. OUT1: OUT Endpoint 1 Interrupt-pending Flag This bit is cleared when software reads the OUT1INT register. OUT Endpoint 1 interrupt inactive. OUT Endpoint 1 interrupt active. 							
Bit1:								
Bit0:	Unused. Read = 0; Write = don't care.							



17.3.2. Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to I2C, which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

17.3.3. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.

When the SMBTOE bit in SMB0CF is set, Timer 3 is used to detect SCL low timeouts. Timer 3 is forced to reload when SCL is high, and allowed to count when SCL is low. With Timer 3 enabled and configured to overflow after 25 ms (and SMBTOE set), the Timer 3 interrupt service routine can be used to reset (disable and re-enable) the SMBus in the event of an SCL low timeout.

17.3.4. SCL High (SMBus Free) Timeout

The SMBus specification stipulates that if the SCL and SDA lines remain high for more that 50 µs, the bus is designated as free. When the SMBFTE bit in SMB0CF is set, the bus will be considered free if SCL and SDA remain high for more than 10 SMBus clock source periods. If the SMBus is waiting to generate a Master START, the START will be generated following this timeout. Note that a clock source is required for free timeout detection, even in a slave-only implementation.

17.4. Using the SMBus

The SMBus can operate in both Master and Slave modes. The interface provides timing and shifting control for serial transfers; higher level protocol is determined by user software. The SMBus interface provides the following application-independent features:

- Byte-wise serial data transfers
- Clock signal generation on SCL (Master Mode only) and SDA data synchronization
- Timeout/bus error recognition, as defined by the SMB0CF configuration register
- START/STOP timing, detection, and generation
- Bus arbitration
- Interrupt generation
- Status information

SMBus interrupts are generated for each data byte or slave address that is transferred. When transmitting, this interrupt is generated after the ACK cycle so that software may read the received ACK value; when receiving data, this interrupt is generated before the ACK cycle so that software may define the outgoing ACK value. See **Section "17.5. SMBus Transfer Modes" on page 198** for more details on transmission sequences.


Interrupts are also generated to indicate the beginning of a transfer when a master (START generated), or the end of a transfer when a slave (STOP detected). Software should read the SMB0CN (SMBus Control register) to find the cause of the SMBus interrupt. The SMB0CN register is described in **Section "17.4.2. SMB0CN Control Register" on page 195**; Table 17.4 provides a quick SMB0CN decoding reference.



17.4.3. Data Register

The SMBus Data register SMB0DAT holds a byte of serial data to be transmitted or one that has just been received. Software may safely read or write to the data register when the SI flag is set. Software should not attempt to access the SMB0DAT register when the SMBus is enabled and the SI flag is cleared to logic 0, as the interface may be in the process of shifting a byte of data into or out of the register.

Data in SMB0DAT is always shifted out MSB first. After a byte has been received, the first bit of received data is located at the MSB of SMB0DAT. While data is being shifted out, data on the bus is simultaneously being shifted in. SMB0DAT always contains the last data byte present on the bus. In the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data or address in SMB0DAT.



SFR Definition 17.3. SMB0DAT: SMBus Data

17.5. SMBus Transfer Modes

The SMBus interface may be configured to operate as master and/or slave. At any particular time, it will be operating in one of the following four modes: Master Transmitter, Master Receiver, Slave Transmitter, or Slave Receiver. The SMBus interface enters Master Mode any time a START is generated, and remains in Master Mode until it loses an arbitration or generates a STOP. An SMBus interrupt is generated at the end of all SMBus byte frames; however, note that the interrupt is generated before the ACK cycle when operating as a receiver, and after the ACK cycle when operating as a transmitter.

17.5.1. Master Transmitter Mode

Serial data is transmitted on SDA while the serial clock is output on SCL. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 0 (WRITE). The master then transmits one or more bytes of serial data. After each byte is transmitted, an acknowledge bit is generated by the slave. The transfer is ended when the STO bit is set and a STOP is generated. Note that the interface will switch to Master Receiver Mode if SMB0DAT is not written following a Master Transmitter interrupt. Figure 17.5 shows a typical Master Transmitter sequence. Two transmit data bytes are shown, though any number of bytes may be transmitted. Notice that the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode.



space is made available in the FIFO for another incoming byte. If enabled, an interrupt will occur when RI1 is set. RI1 can only be cleared to '0' by software when there is no more information in the FIFO. The recommended procedure to empty the FIFO contents is as follows:

- 1. Clear RI1 to '0'.
- 2. Read SBUF1.
- 3. Check RI1, and repeat at step 1 if RI1 is set to '1'.


If the extra bit function is enabled (XBE1 = '1') and the parity function is disabled (PE1 = '0'), the extra bit for the oldest byte in the FIFO can be read from the RBX1 bit (SCON1.2). If the extra bit function is not enabled, the value of the stop bit for the oldest FIFO byte will be presented in RBX1. When the parity function is enabled (PE1 = '1'), hardware will check the received parity bit against the selected parity type (selected with S1PT[1:0]) when receiving data. If a byte with parity error is received, the PERR1 flag will be set to '1'. This flag must be cleared by software. Note: when parity is enabled, the extra bit function is not available.

19.3.3. Multiprocessor Communications

UART1 supports multiprocessor communication between a master processor and one or more slave processors by special use of the extra data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its extra bit is logic 1; in a data byte, the extra bit is always set to logic 0.

Setting the MCE1 bit (SMOD1.7) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the extra bit is logic 1 (RBX1 = 1) signifying an address byte has been received. In the UART interrupt handler, software will compare the received address with the slave's own assigned address. If the addresses match, the slave will clear its MCE1 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE1 bits set and do not generate interrupts on the reception of the following data bytes, thereby ignoring the data. Once the entire message is received, the addressed slave resets its MCE1 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).





SFR Definition 19.2. SMOD1: UART1 Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
MCE1	S1PT1	S1PT0	PE1	S1DL1	S1DL0	XBE1	SBL1	00001100
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Addres	ss: 0xE5
Bit7:	MCE1: Multiprocessor Communication Enable.							
		0: RI will be activated if stop bit(s) are '1'.						
	1: RI will be	activated if	stop bit(s)	and extra bi	t are '1' (ex	tra bit must	be enable	d using
	XBE1).							
	Note: This function is not available when hardware parity is enabled. 5: S1PT[1:0]: Parity Type.							
DIISO-D.	00: Odd	anty type.						
	00. Odd 01: Even							
	10: Mark							
	11: Space							
Bit4:	PE1: Parity Enable.							
	This bit activ	vates hardw	are parity g	eneration a	nd checking	g. The parit	y type is se	elected by
	bits S1PT1-0			d.				
	0: Hardware							
	1: Hardware parity is enabled.							
Bits3–2:	S1DL[1:0]: Data Length.							
		00: 5-bit data						
	01: 6-bit data							
	10: 7-bit data 11: 8-bit data							
Bit1:	XBE1: Extra Bit Enable							
Ditt.	When enabled, the value of TBX1 will be appended to the data field.							
	0: Extra Bit Disabled. 1: Extra Bit Enabled. SBL1: Stop Bit Length 0: Short - Stop bit is active for one bit time.							
Bit0:								
	1: Long - Stop bit is active for two bit times (data length = 6, 7, or 8 bits), or 1.5 bit times						bit times	
	(data length = 5 bits).							
L								




The C/T0 bit (TMOD.2) selects the counter/timer's clock source. When C/T0 is set to logic 1, high-to-low transitions at the selected Timer 0 input pin (T0) increment the timer register (Refer to **Section** "**15.1. Priority Crossbar Decoder**" **on page 144** for information on selecting and configuring external I/O pins). Clearing C/T selects the clock defined by the T0M bit (CKCON.3). When T0M is set, Timer 0 is clocked by the system clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock Scale bits in CKCON (see SFR Definition 21.3).

Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or the input signal INT0 is active as defined by bit INOPL in register INT01CF (see SFR Definition 9.13). Setting GATE0 to '1' allows the timer to be controlled by the external input signal INT0 (see Section "9.3.5. Interrupt Register Descriptions" on page 90), facilitating pulse width measurements.

TR0	GATE0	INTO	Counter/Timer		
0	Х	Х	Disabled		
1	0	Х	Enabled		
1	1	0	Disabled		
1	1	1	Enabled		
X = Dc	X = Don't Care				

Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial value before the timer is enabled.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The input signal INT1 is used with Timer 1; the INT1 polarity is defined by bit IN1PL in register INT01CF (see SFR Definition 9.13).





21.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.



21.3.2. 8-bit Timers with Auto-Reload

When T3SPLIT is '1' and T3CE = '0', Timer 3 operates as two 8-bit timers (TMR3H and TMR3L). Both 8-bit timers operate in auto-reload mode as shown in Figure 21.5. TMR3RLL holds the reload value for TMR3L; TMR3RLH holds the reload value for TMR3H. The TR3 bit in TMR3CN handles the run control for TMR3H. TMR3L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 3 Clock Select bits (T3MH and T3ML in CKCON) select either SYSCLK or the clock defined by the Timer 3 External Clock Select bit (T3XCLK in TMR3CN), as follows:

ТЗМН	T3XCLK	TMR3H Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

T3ML	T3XCLK	TMR3L Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

The TF3H bit is set when TMR3H overflows from 0xFF to 0x00; the TF3L bit is set when TMR3L overflows from 0xFF to 0x00. When Timer 3 interrupts are enabled, an interrupt is generated each time TMR3H overflows. If Timer 3 interrupts are enabled and TF3LEN (TMR3CN.5) is set, an interrupt is generated each time either TMR3L or TMR3H overflows. When TF3LEN is enabled, software must check the TF3H and TF3L flags to determine the source of the Timer 3 interrupt. The TF3H and TF3L interrupt flags are not cleared by hardware and must be manually cleared by software.




Figure 21.9. Timer 3 8-Bit Mode Block Diagram

