



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | PIC  |
| Core Size                  | 8-Bit  |
| Speed                      | 16MHz  |
| Connectivity               | UART/USART   |
| Peripherals                | POR, PWM, WDT  |
| Number of I/O              | 33   |
| Program Memory Size        | 4KB (2K x 16)  |
| Program Memory Type        | OTP  |
| EEPROM Size                | -  |
| RAM Size                   | 232 x 8  |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 6V  |
| Data Converters            | -  |
| Oscillator Type            | External   |
| Operating Temperature      | 0°C ~ 70°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 44-LCC (J-Lead)  |
| Supplier Device Package    | 44-PLCC (16.59x16.59)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic17c42a-16-l |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

# TABLE 1-1: PIC17CXX FAMILY OF DEVICES

| Features                    |          | PIC17C42             | PIC17CR42            | PIC17C42A            | PIC17C43             | PIC17CR43            | PIC17C44             |
|-----------------------------|----------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|
| Maximum Frequency of O      | peration | 25 MHz               | 33 MHz               | 33 MHz               | 33 MHz               | 33 MHz 33 MHz        |                      |
| Operating Voltage Range     |          | 4.5 - 5.5V           | 2.5 - 6.0V           |
| Program Memory x16          | (EPROM)  | 2K                   | -                    | 2K                   | 4K                   | -                    | 8K                   |
|                             | (ROM)    | -                    | 2K                   | -                    | -                    | 4K                   | -                    |
| Data Memory (bytes)         |          | 232                  | 232                  | 232                  | 454                  | 454                  | 454                  |
| Hardware Multiplier (8 x 8) | )        | -                    | Yes                  | Yes                  | Yes                  | Yes                  | Yes                  |
| Timer0 (16-bit + 8-bit post | scaler)  | Yes                  | Yes                  | Yes                  | Yes                  | Yes                  | Yes                  |
| Timer1 (8-bit)              |          | Yes                  | Yes                  | Yes                  | Yes                  | Yes                  | Yes                  |
| Timer2 (8-bit)              |          | Yes                  | Yes                  | Yes                  | Yes                  | Yes                  | Yes                  |
| Timer3 (16-bit)             |          | Yes                  | Yes                  | Yes                  | Yes                  | Yes                  | Yes                  |
| Capture inputs (16-bit)     |          | 2                    | 2                    | 2                    | 2                    | 2                    | 2                    |
| PWM outputs (up to 10-bit   | t)       | 2                    | 2                    | 2                    | 2                    | 2                    | 2                    |
| USART/SCI                   |          | Yes                  | Yes                  | Yes                  | Yes                  | Yes                  | Yes                  |
| Power-on Reset              |          | Yes                  | Yes                  | Yes                  | Yes                  | Yes                  | Yes                  |
| Watchdog Timer              |          | Yes                  | Yes                  | Yes                  | Yes                  | Yes Yes              |                      |
| External Interrupts         |          | Yes                  | Yes                  | Yes                  | Yes                  | Yes Yes              |                      |
| Interrupt Sources           |          | 11                   | 11                   | 11                   | 11                   | 11                   | 11                   |
| Program Memory Code Pr      | rotect   | Yes                  | Yes                  | Yes                  | Yes                  | Yes                  | Yes                  |
| I/O Pins                    |          | 33                   | 33                   | 33                   | 33                   | 33                   | 33                   |
| I/O High Current Capabil-   | Source   | 25 mA                |
| ity                         | Sink     | 25 mA <sup>(1)</sup> |
| Package Types               |          | 40-pin DIP           |
|                             |          | 44-pin PLCC          |
|                             |          | 44-pin MQFP          |
|                             |          |                      | 44-pin IQFP          |

Note 1: Pins RA2 and RA3 can sink up to 60 mA.

| Name        | DIP<br>No. | PLCC<br>No. | QFP<br>No. | I/O/P<br>Type | Buffer<br>Type | Description   |
|-------------|------------|-------------|------------|---------------|----------------|---|
| OSC1/CLKIN  | 19         | 21          | 37         |               | ST             | Oscillator input in crystal/resonator or RC oscillator mode.<br>External clock input in external clock mode.  |
| OSC2/CLKOUT | 20         | 22          | 38         | 0             |                | Oscillator output. Connects to crystal or resonator in crystal oscillator mode. In RC oscillator or external clock modes OSC2 pin outputs CLKOUT which has one fourth the frequency of OSC1 and denotes the instruction cycle rate. |
| MCLR/Vpp    | 32         | 35          | 7          | I/P           | ST             | Master clear (reset) input/Programming Voltage (VPP) input.<br>This is the active low reset input to the chip.  |
|             |            |             |            |               |                | PORTA is a bi-directional I/O Port except for RA0 and RA1 which are input only.   |
| RA0/INT     | 26         | 28          | 44         | I             | ST             | RA0/INT can also be selected as an external interrupt<br>input. Interrupt can be configured to be on positive or<br>negative edge.  |
| RA1/T0CKI   | 25         | 27          | 43         | I             | ST             | RA1/T0CKI can also be selected as an external interrupt<br>input, and the interrupt can be configured to be on posi-<br>tive or negative edge. RA1/T0CKI can also be selected<br>to be the clock input to the Timer0 timer/counter. |
| RA2         | 24         | 26          | 42         | I/O           | ST             | High voltage, high current, open drain input/output port pins.  |
| RA3         | 23         | 25          | 41         | I/O           | ST             | High voltage, high current, open drain input/output port<br>pins.   |
| RA4/RX/DT   | 22         | 24          | 40         | I/O           | ST             | RA4/RX/DT can also be selected as the USART (SCI)<br>Asynchronous Receive or USART (SCI) Synchronous<br>Data.   |
| RA5/TX/CK   | 21         | 23          | 39         | I/O           | ST             | RA5/TX/CK can also be selected as the USART (SCI)<br>Asynchronous Transmit or USART (SCI) Synchronous<br>Clock.   |
|             |            |             |            |               |                | PORTB is a bi-directional I/O Port with software configurable weak pull-ups.  |
| RB0/CAP1    | 11         | 13          | 29         | I/O           | ST             | RB0/CAP1 can also be the CAP1 input pin.  |
| RB1/CAP2    | 12         | 14          | 30         | I/O           | ST             | RB1/CAP2 can also be the CAP2 input pin.  |
| RB2/PWM1    | 13         | 15          | 31         | I/O           | ST             | RB2/PWM1 can also be the PWM1 output pin.   |
| RB3/PWM2    | 14         | 16          | 32         | I/O           | ST             | RB3/PWM2 can also be the PWM2 output pin.   |
| RB4/TCLK12  | 15         | 17          | 33         | I/O           | ST             | RB4/TCLK12 can also be the external clock input to  |
| RB5/TCLK3   | 16         | 18          | 34         | I/O           | ST             | Timer1 and Timer2.<br>RB5/TCLK3 can also be the external clock input to<br>Timer3   |
| RB6         | 17         | 19          | 35         | 1/0           | ST             | Timero.   |
| RB7         | 18         | 20          | 36         | 1/0           | ST             |   |
|             |            |             |            |               |                | PORTC is a bi-directional I/O Port.   |
| RC0/AD0     | 2          | 3           | 19         | I/O           | TTL            | This is also the lower half of the 16-bit wide system bus   |
| RC1/AD1     | 3          | 4           | 20         | I/O           | TTL            | in microprocessor mode or extended microcontroller  |
| RC2/AD2     | 4          | 5           | 21         | I/O           | TTL            | mode. In multiplexed system bus configuration, these  |
| RC3/AD3     | 5          | 6           | 22         | I/O           | TTL            | pins are address output as well as data input or output.  |
| RC4/AD4     | 6          | 7           | 23         | I/O           | TTL            |   |
| RC5/AD5     | 7          | 8           | 24         | I/O           | TTL            |   |
| RC6/AD6     | 8          | 9           | 25         | I/O           | TTL            |   |
| RC7/AD7     | 9          | 10          | 26         | I/O           | TTL            |   |

TABLE 3-1:PINOUT DESCRIPTIONS

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input; ST = Schmitt Trigger input.

## FIGURE 4-5: OSCILLATOR START-UPTIME



### FIGURE 4-6: USING ON-CHIP POR



#### FIGURE 4-7: BROWN-OUT PROTECTION CIRCUIT 1



# FIGURE 4-8: PIC17C42 EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: An external Power-on Reset circuit is required only if VDD power-up time is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
  - 2: R < 40 k $\Omega$  is recommended to ensure that the voltage drop across R does not exceed 0.2V (max. leakage current spec. on the  $\overline{MCLR}/VPP$  pin is 5  $\mu$ A). A larger voltage drop will degrade VIH level on the  $\overline{MCLR}/VPP$  pin.
  - 3:  $R1 = 100\Omega$  to 1 k $\Omega$  will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or (Electrical Overstress) EOS.

FIGURE 4-9: BROWN-OUT PROTECTION CIRCUIT 2



This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

## 5.1 Interrupt Status Register (INTSTA)

The Interrupt Status/Control register (INTSTA) records the individual interrupt requests in flag bits, and contains the individual interrupt enable bits (not for the peripherals).

The PEIF bit is a read only, bit wise OR of all the peripheral flag bits in the PIR register (Figure 5-4).

Note: T0IF, INTF, T0CKIF, or PEIF will be set by the specified condition, even if the corresponding interrupt enable bit is clear (interrupt disabled) or the GLINTD bit is set (all interrupts disabled).

Care should be taken when clearing any of the INTSTA register enable bits when interrupts are enabled (GLINTD is clear). If any of the INTSTA flag bits (T0IF, INTF, T0CKIF, or PEIF) are set in the same instruction cycle as the corresponding interrupt enable bit is cleared, the device will vector to the reset address (0x00).

When disabling any of the INTSTA enable bits, the GLINTD bit should be set (disabled).

## FIGURE 5-2: INTSTA REGISTER (ADDRESS: 07h, UNBANKED)

| R - 0  |  |
|--------|--|
| PEIF   | TOCKIF     TOIF     INTE     PEIE     TOCKIE     TOIE     INTE     R = Readable bit       bito     W = Writable bit  |
| DILI   | - n = Value at POR reset   |
| bit 7: | <ul> <li>PEIF: Peripheral Interrupt Flag bit</li> <li>This bit is the OR of all peripheral interrupt flag bits AND'ed with their corresponding enable bits.</li> <li>1 = A peripheral interrupt is pending</li> <li>0 = No peripheral interrupt is pending</li> </ul>  |
| bit 6: | <b>TOCKIF</b> : External Interrupt on TOCKI Pin Flag bit<br>This bit is cleared by hardware, when the interrupt logic forces program execution to vector (18h).<br>1 = The software specified edge occurred on the RA1/T0CKI pin<br>0 = The software specified edge did not occur on the RA1/T0CKI pin                       |
| bit 5: | <b>T0IF</b> : TMR0 Overflow Interrupt Flag bit<br>This bit is cleared by hardware, when the interrupt logic forces program execution to vector (10h).<br>1 = TMR0 overflowed<br>0 = TMR0 did not overflow  |
| bit 4: | <ul> <li>INTF: External Interrupt on INT Pin Flag bit</li> <li>This bit is cleared by hardware, when the interrupt logic forces program execution to vector (08h).</li> <li>1 = The software specified edge occurred on the RA0/INT pin</li> <li>0 = The software specified edge did not occur on the RA0/INT pin</li> </ul> |
| bit 3: | <b>PEIE</b> : Peripheral Interrupt Enable bit<br>This bit enables all peripheral interrupts that have their corresponding enable bits set.<br>1 = Enable peripheral interrupts<br>0 = Disable peripheral interrupts  |
| bit 2: | <b>T0CKIE</b> : External Interrupt on T0CKI Pin Enable bit<br>1 = Enable software specified edge interrupt on the RA1/T0CKI pin<br>0 = Disable interrupt on the RA1/T0CKI pin  |
| bit 1: | <b>T0IE</b> : TMR0 Overflow Interrupt Enable bit<br>1 = Enable TMR0 overflow interrupt<br>0 = Disable TMR0 overflow interrupt  |
| bit 0: | INTE: External Interrupt on RA0/INT Pin Enable bit<br>1 = Enable software specified edge interrupt on the RA0/INT pin<br>0 = Disable software specified edge interrupt on the RA0/INT pin  |

## 6.8 Bank Select Register (BSR)

The BSR is used to switch between banks in the data memory area (Figure 6-13). In the PIC17C42, PIC17CR42, and PIC17C42A only the lower nibble is implemented. While in the PIC17C43, PIC17CR43, and PIC17C44 devices, the entire byte is implemented. The lower nibble is used to select the peripheral register bank. The upper nibble is used to select the general purpose memory bank.

All the Special Function Registers (SFRs) are mapped into the data memory space. In order to accommodate the large number of registers, a banking scheme has been used. A segment of the SFRs, from address 10h to address 17h, is banked. The lower nibble of the bank select register (BSR) selects the currently active "peripheral bank." Effort has been made to group the peripheral registers of related functionality in one bank. However, it will still be necessary to switch from bank to bank in order to address all peripherals related to a single task. To assist this, a MOVLB bank instruction is in the instruction set. For the PIC17C43, PIC17CR43, and PIC17C44 devices, the need for a large general purpose memory space dictated a general purpose RAM banking scheme. The upper nibble of the BSR selects the currently active general purpose RAM bank. To assist this, a MOVLR bank instruction has been provided in the instruction set.

If the currently selected bank is not implemented (such as Bank 13), any read will read all '0's. Any write is completed to the bit bucket and the ALU status bits will be set/cleared as appropriate.

**Note:** Registers in Bank 15 in the Special Function Register area, are reserved for Microchip use. Reading of registers in this bank may cause random values to be read.



#### FIGURE 6-13: BSR OPERATION (PIC17C43/R43/44)



NOTES:

# 10.0 OVERVIEW OF TIMER RESOURCES

The PIC17C4X has four timer modules. Each module can generate an interrupt to indicate that an event has occurred. These timers are called:

- Timer0 16-bit timer with programmable 8-bit
- prescaler
- Timer1 8-bit timer
- Timer2 8-bit timer
- Timer3 16-bit timer

For enhanced time-base functionality, two input Captures and two Pulse Width Modulation (PWM) outputs are possible. The PWMs use the TMR1 and TMR2 resources and the input Captures use the TMR3 resource.

### 10.1 <u>Timer0 Overview</u>

The Timer0 module is a simple 16-bit overflow counter. The clock source can be either the internal system clock (Fosc/4) or an external clock.

The Timer0 module also has a programmable prescaler option. The PS3:PS0 bits (T0STA<4:1>) determine the prescaler value. TMR0 can increment at the following rates: 1:1, 1:2, 1:4, 1:8, 1:16, 1:32, 1:64, 1:128, 1:256.

When TImer0's clock source is an external clock, the Timer0 module can be selected to increment on either the rising or falling edge.

Synchronization of the external clock occurs after the prescaler. When the prescaler is used, the external clock frequency may be higher then the device's frequency. The maximum frequency is 50 MHz, given the high and low time requirements of the clock.

## 10.2 <u>Timer1 Overview</u>

The TImer0 module is an 8-bit timer/counter with an 8bit period register (PR1). When the TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB4/TCLK12 pin, which can also be selected to be the clock for the Timer2 module.

TMR1 can be concatenated to TMR2 to form a 16-bit timer. The TMR1 register is the LSB and TMR2 is the MSB. When in the 16-bit timer mode, there is a corresponding 16-bit period register (PR2:PR1). When the TMR2:TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled.

## 10.3 <u>Timer2 Overview</u>

The TMR2 module is an 8-bit timer/counter with an 8bit period register (PR2). When the TMR2 value rolls over from the period match value to 0h, the TMR2IF flag is set, and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB4/TCLK12 pin, which can also be selected to be the clock for the TMR1 module.

TMR1 can be concatenated to TMR2 to form a 16-bit timer. The TMR2 register is the MSB and TMR1 is the LSB. When in the 16-bit timer mode, there is a corresponding 16-bit period register (PR2:PR1). When the TMR2:TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled.

## 10.4 <u>Timer3 Overview</u>

The TImer3 module is a 16-bit timer/counter with a 16bit period register. When the TMR3H:TMR3L value rolls over to 0h, the TMR3IF bit is set and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB5/TCLK3 pin.

When operating in the dual capture mode, the period registers become the second 16-bit capture register.

## 10.5 Role of the Timer/Counters

The timer modules are general purpose, but have dedicated resources associated with them. Tlmer1 and Timer2 are the time-bases for the two Pulse Width Modulation (PWM) outputs, while Timer3 is the timebase for the two input captures.

© 1996 Microchip Technology Inc.

 NOTES:

## 11.0 TIMER0

The Timer0 module consists of a 16-bit timer/counter, TMR0. The high byte is TMR0H and the low byte is TMR0L. A software programmable 8-bit prescaler makes an effective 24-bit overflow timer. The clock source is also software programmable as either the internal instruction clock or the RA1/T0CKI pin. The control bits for this module are in register T0STA (Figure 11-1).

| R/W - (<br>INTED)<br>bit7 | 0 R/W - 0<br>G T0SE T0CS PS3 PS2 PS1 PS0  | U - 0<br>—<br>bit0             | R = Readable bit<br>W = Writable bit<br>U = Unimplemented,<br>Read as '0'<br>-n = Value at POR reset |
|---------------------------|---|--------------------------------|--|
| bit 7:                    | INTEDG: RA0/INT Pin Interrupt Edge Select bit<br>This bit selects the edge upon which the interrupt is detected<br>1 = Rising edge of RA0/INT pin generates interrupt<br>0 = Falling edge of RA0/INT pin generates interrupt  |                                |  |
| bit 6:                    | <b>TOSE</b> : Timer0 Clock Input Edge Select bit<br>This bit selects the edge upon which TMR0 will increment<br>When $TOCS = 0$<br>1 = Rising edge of RA1/T0CKI pin increments TMR0 and/or gel<br>0 = Falling edge of RA1/T0CKI pin increments TMR0 and/or gel<br>When $TOCS = 1$<br>Don't care | nerates a T0C<br>nerates a T0C | KIF interrupt<br>KIF interrupt   |
| bit 5:                    | <b>TOCS</b> : Timer0 Clock Source Select bit<br>This bit selects the clock source for TMR0.<br>1 = Internal instruction clock cycle (Tcy)<br>0 = T0CKI pin  |                                |  |
| bit 4-1:                  | <b>PS3:PS0</b> : Timer0 Prescale Selection bits<br>These bits select the prescale value for TMR0.   |                                |  |
|                           | PS3:PS0 Prescale Value  |                                |  |
|                           | 0000       1:1         0001       1:2         0010       1:4         0011       1:8         0100       1:16         0101       1:32         0110       1:64         0111       1:128         1xxx       1:256   |                                |  |
| bit 0:                    | Unimplemented: Read as '0'  |                                |  |

## FIGURE 11-1: T0STA REGISTER (ADDRESS: 05h, UNBANKED)

#### © 1996 Microchip Technology Inc.

## 13.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART) MODULE

The USART module is a serial I/O module. The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs etc. The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

The SPEN (RCSTA<7>) bit has to be set in order to configure RA4 and RA5 as the Serial Communication Interface.

The USART module will control the direction of the RA4/RX/DT and RA5/TX/CK pins, depending on the states of the USART configuration bits in the RCSTA and TXSTA registers. The bits that control I/O direction are:

- SPEN
- TXEN
- SREN
- CREN
- CSRC

The Transmit Status And Control Register is shown in Figure 13-1, while the Receive Status And Control Register is shown in Figure 13-2.

|          |  |   |   | 11 0                  | 11 0         | D 1       |               |  |  |
|----------|--|---|---|-----------------------|--------------|-----------|---------------|--|--|
| CSRC     | TX9  | TXEN  | SYNC                                    |                       | <u> </u>     | TRMT      | TX9D          | R = Readable bit   |  |
| bit7     | 1  | Į   |   |                       |              |           | bit0          | W = Writable bit<br>-n = Value at POR reset<br>(x = unknown) |  |
| bit 7:   | t 7: CSRC: Clock Source Select bit<br><u>Synchronous mode:</u><br>1 = Master Mode (Clock generated internally from BRG)<br>0 = Slave mode (Clock from external source)<br><u>Asynchronous mode</u> :<br>Don't care |   |   |                       |              |           |               |  |  |
| bit 6:   | <b>TX9</b> : 9-bit<br>1 = Select<br>0 = Select   | Transmit<br>ts 9-bit tra<br>ts 8-bit tra              | Enable bit<br>nsmission<br>nsmission    |                       |              |           |               |  |  |
| bit 5:   | <b>TXEN</b> : Tra<br>1 = Transr<br>0 = Transr<br>SREN/CR   | ansmit Ena<br>mit enable<br>mit disable<br>REN overri | able bit<br>d<br>ed<br>des TXEN         | in SYNC               | mode         |           |               |  |  |
| bit 4:   | SYNC: US<br>(Synchror<br>1 = Synch<br>0 = Async  | SART moo<br>nous/Asyn<br>nronous m<br>chronous n      | le Select b<br>chronous)<br>ode<br>node | vit                   |              |           |               |  |  |
| bit 3-2: | Unimpler   | nented: R   | ead as '0'                              |                       |              |           |               |  |  |
| bit 1:   | <b>TRMT</b> : Tra<br>1 = TSR e<br>0 = TSR f  | ansmit Shi<br>empty<br>ull                            | ft Register                             | <sup>·</sup> (TSR) Er | mpty bit     |           |               |  |  |
| bit 0:   | <b>TX9D</b> : 9th  | h bit of trar   | nsmit data                              | (can be u             | sed to calcu | lated the | parity in sof | ftware)  |  |

## FIGURE 13-1: TXSTA REGISTER (ADDRESS: 15h, BANK 0)

© 1996 Microchip Technology Inc.

## 13.2 USART Asynchronous Mode

In this mode, the USART uses standard nonreturn-to-zero (NRZ) format (one start bit, eight or nine data bits, and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock x64 of the bit shift rate. Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

The asynchronous mode is selected by clearing the SYNC bit (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

#### 13.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 13-3. The heart of the transmitter is the transmit shift register (TSR). The shift register obtains its data from the read/write transmit buffer (TXREG). TXREG is loaded with data in software. The TSR is not loaded until the stop bit has been transmitted from the previous load. As soon as the stop bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cycle), the TXREG is empty and an interrupt bit, TXIF (PIR<1>) is set. This interrupt can be enabled or disabled by the TXIE bit (PIE<1>). TXIF will be set regardless of TXIE and cannot be reset in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of the TXREG, the TRMT (TXSTA<1>) bit shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty.

| Note: | The TSR is not mapped in data memory, |
|-------|---------------------------------------|
|       | so it is not available to the user.   |

Transmission enabled setting is by the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 13-5). The transmission can also be started by first loading TXREG and then setting TXEN. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to TSR resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 13-6). Clearing TXEN during a transmission will cause the transmission to be aborted. This will reset the transmitter and the RA5/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty).

Steps to follow when setting up an Asynchronous Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. Load data to the TXREG register.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 7. Enable the transmission by setting TXEN (starts transmission).

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner then doing these two events in the opposite order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is re-enabled.

#### 13.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 13-4. The data comes in the RA4/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at 16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

Once asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the receive (serial) shift register (RSR). After sampling the stop bit, the received data in the RSR is transferred to the RCREG (if it is empty). If the transfer is complete, the interrupt bit RCIF (PIR<0>) is set. The actual interrupt can be enabled/disabled by setting/clearing the RCIE (PIE<0>) bit. RCIF is a read only bit which is cleared by the hardware. It is cleared when RCREG has been read and is empty. RCREG is a double buffered register; (i.e. it is a two deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte begin shifting to the RSR. On detection of the stop bit of the third byte, if the RCREG is still full, then the overrun error bit, OERR (RCSTA<1>) will be set. The word in the RSR will be lost. RCREG can be read twice to retrieve the two bytes in the FIFO. The OERR bit has to be cleared in software which is done by resetting the receive logic (CREN is set). If the OERR bit is set, transfers from the RSR to RCREG are inhibited, so it is essential to clear the OERR bit if it is set. The framing error bit FERR (RCSTA<2>) is set if a stop bit is not detected.

FIGURE 13-7: RX PIN SAMPLING SCHEME

Note: The FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG register will allow the RX9D and FERR bits to be loaded with values for the next received Received data; therefore, it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old FERR and RX9D information.

#### 13.2.3 SAMPLING

The data on the RA4/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RA4/RX/DT pin. The sampling is done on the seventh, eighth and ninth falling edges of a x16 clock (Figure 11-3).

The x16 clock is a free running clock, and the three sample points occur at a frequency of every 16 falling edges.

| RX              | <br>Start bit                          |  |  |  |  |  |
|-----------------|--|--|--|--|--|--|
| (RA4/RX/DT pin) | Baud CLK for all but start bit         |  |  |  |  |  |
| Jaud CLK        | <br>I                                  |  |  |  |  |  |
| x16 CLK         | 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 |  |  |  |  |  |
|                 |  |  |  |  |  |  |
|                 | Samples                                |  |  |  |  |  |

# PIC17C4X

| ADDLW ADD Literal to WREG   |                |                     |                                 |     |                      |                  |  |  |
|---|----------------|---------------------|---------------------------------|-----|----------------------|------------------|--|--|
| Synt  | ax:            | [label] A           | ADDLW                           | k   |                      |                  |  |  |
| Ope   | rands:         | $0 \le k \le 25$    | $0 \le k \le 255$               |     |                      |                  |  |  |
| Ope   | ration:        | (WREG)              | (WREG) + k $\rightarrow$ (WREG) |     |                      |                  |  |  |
| State   | us Affected:   | OV, C, DC, Z        |                                 |     |                      |                  |  |  |
| Enco  | oding:         | 1011                | 0001                            | kkk | k                    | kkkk             |  |  |
| Description: The contents of WREG are added to t<br>8-bit literal 'k' and the result is placed<br>WREG. |                |                     |                                 |     | ded to the placed in |                  |  |  |
| Wor   | ds:            | 1                   |                                 |     |                      |                  |  |  |
| Cycl  | es:            | 1                   |                                 |     |                      |                  |  |  |
| QC  | vcle Activity: |                     |                                 |     |                      |                  |  |  |
|   | Q1             | Q2                  | Q3                              | 3   |                      | Q4               |  |  |
|   | Decode         | Read<br>literal 'k' | Exect                           | ute | V<br>V               | Vrite to<br>VREG |  |  |
| <u>Exa</u>  | mple:          | ADDLW               | 0x15                            |     |                      |                  |  |  |
| Before Instruction<br>WREG = 0x10   |                |                     |                                 |     |                      |                  |  |  |

| ADD         | WF                            | A                | DD WR                                | EG to f                              |                              |                          |                                |  |
|-------------|-------------------------------|------------------|--------------------------------------|--------------------------------------|------------------------------|--------------------------|--------------------------------|--|
| Synta       | ax:                           | [ <i>l</i> á     | abel]A                               | DDWF                                 | f,d                          |                          |                                |  |
| Oper        | ands:                         | 0 ≤<br>d ∉       | $0 \le f \le 255$<br>$d \in [0,1]$   |                                      |                              |                          |                                |  |
| Oper        | ation:                        | (W               | (WREG) + (f) $\rightarrow$ (dest)    |                                      |                              |                          |                                |  |
| Statu       | is Affected:                  | O\               | /, C, D0                             | C, Z                                 |                              |                          |                                |  |
| Enco        | oding:                        |                  | 0000                                 | 111d                                 | fff                          | f                        | ffff                           |  |
| Desc        | ription:                      | Ad<br>res<br>res | d WREC<br>sult is sto<br>sult is sto | G to regis<br>pred in W<br>pred back | ter 'f'. I<br>REG.<br>in reg | f 'd'<br>If 'd'<br>jiste | is 0 the<br>is 1 the<br>r 'f'. |  |
| Word        | ls:                           | 1                |                                      |                                      |                              |                          |                                |  |
| Cycle       | es:                           | 1                |                                      |                                      |                              |                          |                                |  |
| Q Cy        | cle Activity:                 |                  |                                      |                                      |                              |                          |                                |  |
|             | Q1                            |                  | Q2                                   | Q3                                   |                              | Q4                       |                                |  |
|             | Decode                        | F<br>reg         | Read<br>ister 'f'                    | Exec                                 | ute                          | Write to destination     |                                |  |
| <u>Exan</u> | nple:                         | AD               | DWF                                  | REG,                                 | 0                            |                          |                                |  |
| I           | Before Instru<br>WREG<br>REG  | ictior<br>=<br>= | 0x17<br>0xC2                         |                                      |                              |                          |                                |  |
| ,           | After Instruct<br>WREG<br>REG | ion<br>=<br>=    | 0xD9<br>0xC2                         |                                      |                              |                          |                                |  |

After Instruction WREG = 0x25

# PIC17C4X

| NEG         | W   | Negate W   |   |  |  |  |  |  |  |
|-------------|---|--|---|--|--|--|--|--|--|
| Synt        | ax:   | [ <i>label</i> ] N   | EGW   | f,s  |  |  |  |  |  |
| Ope         | rands:  | 0 ≤ F ≤ 25<br>s ∈ [0,1]  | 5   |  |  |  |  |  |  |
| Ope         | ration:   | WREG + 1<br>WREG + 1   | $\overline{\text{WREG}}$ + 1 $\rightarrow$ (f);<br>$\overline{\text{WREG}}$ + 1 $\rightarrow$ s |  |  |  |  |  |  |
| Statu       | us Affected:  | OV, C, DC  | OV, C, DC, Z  |  |  |  |  |  |  |
| Enco        | oding:  | 0010   | 110s  | ffff   | ffff   |  |  |  |  |
| Desc        | cription:   | WREG is ne<br>ment. If 's' is<br>WREG and<br>'s' is 1 the re<br>memory loc | egated u<br>s 0 the re<br>data me<br>esult is p<br>ation 'f'.                                   | sing two's<br>esult is pla<br>emory loca<br>laced only | comple-<br>ced in<br>tion 'f'. If<br>r in data         |  |  |  |  |
| Word        | ds:   | 1  |   |  |  |  |  |  |  |
| Cycl        | es:   | 1  |   |  |  |  |  |  |  |
| QC          | cle Activity:   |  |   |  |  |  |  |  |  |
|             | Q1  | Q2   | Q3  | 3  | Q4   |  |  |  |  |
|             | Decode  |  | _   |  |  |  |  |  |  |
|             |   | Read<br>register 'f'   | Exect   | ute re<br>ar<br>sp                                     | Write<br>gister 'f'<br>id other<br>becified<br>egister |  |  |  |  |
| Exar        | nple:   | Read<br>register 'f'<br>NEGW R   | Execu<br>EG,0   | ute re<br>ar<br>sp                                     | Write<br>gister 'f'<br>d other<br>becified<br>egister  |  |  |  |  |
| <u>Exar</u> | nple:<br>Before Instru                                  | Read<br>register 'f'<br>NEGW R   | Exect<br>EG,0   | ute re<br>ar<br>sp<br>ru                               | Write<br>gister 'f'<br>Id other<br>becified<br>egister |  |  |  |  |
| <u>Exar</u> | nple:<br>Before Instru<br>WREG<br>REG                   | Read<br>register 'f'<br>NEGW R<br>Iction<br>= 0011 1<br>= 1010 1           | Exect<br>EG,0<br>.010 [0x:<br>.011 [0x/   | ute re<br>ar<br>sp<br>rd<br>3A],<br>AB]                | Write<br>gister 'f'<br>do other<br>becified<br>egister |  |  |  |  |
| Exar        | nple:<br>Before Instru<br>WREG<br>REG<br>After Instruct | Read<br>register 'f'<br>NEGW R<br>Iction<br>= 0011 1<br>= 1010 1<br>tion   | Exect<br>EG,0<br>.010 [0x:<br>.011 [0x/   | ute re<br>ar<br>sp<br>ro<br>3A],<br>AB]                | Write<br>gister 'f'<br>id other<br>becified<br>egister |  |  |  |  |

| NOF                   | P No Operation |              |       |         |    |      |  |
|-----------------------|----------------|--------------|-------|---------|----|------|--|
| Synt                  | ax:            | [ label ]    | NOP   |         |    |      |  |
| Ope                   | rands:         | None         |       |         |    |      |  |
| Ope                   | ration:        | No operation |       |         |    |      |  |
| Status Affected: None |                |              |       |         |    |      |  |
| Encoding:             |                | 0000         | 0000  | 000     | 00 | 0000 |  |
| Des                   | cription:      | No operati   | on.   |         |    |      |  |
| Wor                   | ds:            | 1            |       |         |    |      |  |
| Cycl                  | es:            | 1            |       |         |    |      |  |
| QC                    | ycle Activity: |              |       |         |    |      |  |
|                       | Q1             | Q2           | Q3    |         | Q4 |      |  |
|                       | Decode         | NOP          | Exect | Execute |    | NOP  |  |

Example:

None.

## FIGURE 18-13: WDT TIMER TIME-OUT PERIOD vs. VDD



FIGURE 18-14: IOH vs. VOH, VDD = 3V



# **19.1 DC CHARACTERISTICS:**

## PIC17CR42/42A/43/R43/44-16 (Commercial, Industrial) PIC17CR42/42A/43/R43/44-25 (Commercial, Industrial) PIC17CR42/42A/43/R43/44-33 (Commercial, Industrial)

|           | FRISTI | ~s   | Standard Operating Conditions (unless otherwise stated)<br>Operating temperature |      |      |       |   |
|-----------|--------|--|--|------|------|-------|---|
|           |        |  |  |      |      | -40°C | $\leq$ TA $\leq$ +85°C for industrial and |
|           |        |  |  |      |      | 0°C   | $\leq$ TA $\leq$ +70°C for commercial     |
| Parameter |        |  |  |      |      |       |   |
| No.       | Sym    | Characteristic   | Min  | Typ† | Max  | Units | Conditions                                |
| D001      | Vdd    | Supply Voltage   | 4.5  | —    | 6.0  | V     |   |
| D002      | Vdr    | RAM Data Retention<br>Voltage (Note 1)                           | 1.5 *  | _    | —    | V     | Device in SLEEP mode                      |
| D003      | VPOR   | VDD start voltage to<br>ensure internal<br>Power-on Reset signal | _  | Vss  | _    | V     | See section on Power-on Reset for details |
| D004      | SVDD   | VDD rise rate to<br>ensure internal<br>Power-on Reset signal     | 0.060 *  | _    | _    | mV/ms | See section on Power-on Reset for details |
| D010      | IDD    | Supply Current   | _  | 3    | 6    | mA    | Fosc = 4 MHz (Note 4)                     |
| D011      |        | (Note 2)   | _  | 6    | 12 * | mA    | Fosc = 8 MHz                              |
| D012      |        |  | _  | 11   | 24 * | mA    | Fosc = 16 MHz                             |
| D013      |        |  | -  | 19   | 38   | mA    | Fosc = 25 MHz                             |
| D015      |        |  | -  | 25   | 50   | mA    | Fosc = 33 MHz                             |
| D014      |        |  | -  | 95   | 150  | μA    | Fosc = 32 kHz,                            |
|           |        |  |  |      |      |       | WDT enabled (EC osc configuration)        |
| D020      | IPD    | Power-down   | _  | 10   | 40   | μA    | VDD = 5.5V, WDT enabled                   |
| D021      |        | Current (Note 3)   | -  | < 1  | 5    | μA    | VDD = 5.5V, WDT disabled                  |

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or VSS, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as:  $VDD / (2 \bullet R)$ . For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL • VDD) • f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VbD and Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

## FIGURE 19-1: PARAMETER MEASUREMENT INFORMATION

All timings are measure between high and low measurement points as indicated in the figures below.



## FIGURE 20-13: WDT TIMER TIME-OUT PERIOD vs. VDD



FIGURE 20-14: IOH vs. VOH, VDD = 3V

