

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	16MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	4KB (2K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	232 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	44-MQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c42a-16e-pq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



4.0 RESET

The PIC17CXX differentiates between various kinds of reset:

- Power-on Reset (POR)
- MCLR reset during normal operation
- WDT Reset (normal operation)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are forced to a "reset state" on Power-on Reset (POR), on $\overline{\text{MCLR}}$ or WDT Reset and on $\overline{\text{MCLR}}$ reset during SLEEP. They are not affected by a WDT Reset during SLEEP, since this reset is viewed as the resumption of normal operation. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are set or cleared differently in different reset situations as indicated in Table 4-3. These bits are used in software to determine the nature of reset. See Table 4-4 for a full description of reset states of all registers.

Note: While the device is in a reset state, the internal phase clock is held in the Q1 state. Any processor mode that allows external execution will force the RE0/ALE pin as a low output and the RE1/OE and RE2/WR pins as high outputs.

A simplified block diagram of the on-chip reset circuit is shown in Figure 4-1.

4.1 <u>Power-on Reset (POR), Power-up</u> <u>Timer (PWRT), and Oscillator Start-up</u> <u>Timer (OST)</u>

4.1.1 POWER-ON RESET (POR)

The Power-on Reset circuit holds the device in reset until VDD is above the trip point (in the range of 1.4V -2.3V). The PIC17C42 does not produce an internal reset when VDD declines. All other devices will produce an internal reset for both rising and falling VDD. To take advantage of the POR, just tie the MCLR/VPP pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A minimum rise time for VDD is required. See Electrical Specifications for details.

4.1.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 96 ms time-out (nominal) on power-up. This occurs from rising edge of the POR signal and after the first rising edge of $\overline{\text{MCLR}}$ (detected high). The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. In most cases the PWRT delay allows the VDD to rise to an acceptable level.

The power-up time delay will vary from chip to chip and to VDD and temperature. See DC parameters for details.



FIGURE 4-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

© 1996 Microchip Technology Inc.

6.2.2.3 TMR0 STATUS/CONTROL REGISTER (T0STA)

This register contains various control bits. Bit7 (INTEDG) is used to control the edge upon which a signal on the RA0/INT pin will set the RB0/INT interrupt flag. The other bits configure the Timer0 prescaler and clock source. (Figure 11-1).

FIGURE 6-9: T0STA REGISTER (ADDRESS: 05h, UNBANKED)

R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	U - 0	
INTEDG bit7	TOSE	TOCS	PS3	PS2	PS1	PS0	bit0	R = Readable bit W = Writable bit U = Unimplemented, reads as '0' -n = Value at POR reset
bit 7:	INTEDG: R This bit sele 1 = Rising e 0 = Falling e	ects the ed edge of RA	ge upon w 0/INT pin g	hich the in generates i	terrupt is d nterrupt	etected.		
bit 6:		ects the ed S = 0 edge of RA edge of RA	ge upon w 1/T0CKI pi	hich TMRC	nts TMR0 a	and/or gene		CKIF interrupt CKIF interrupt
bit 5:	TOCS : Time This bit sele 1 = Internal 0 = TOCKI	ects the clo instruction	ock source	for Timer0				
bit 4-1:	PS3:PS0: 7 These bits				ner0.			
	PS3:PS0	Pre	scale Valu	е				
	0000 001 0010 010 0100 0101 0110 0111 1xxx		1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256					
bit 0:	Unimplem	ented : Rea	id as '0'					

6.3 <u>Stack Operation</u>

The PIC17C4X devices have a 16 x 16-bit wide hardware stack (Figure 6-1). The stack is not part of either the program or data memory space, and the stack pointer is neither readable nor writable. The PC is "PUSHed" onto the stack when a CALL instruction is executed or an interrupt is acknowledged. The stack is "POPed" in the event of a RETURN, RETLW, or a RETFIE instruction execution. PCLATH is not affected by a "PUSH" or a "POP" operation.

The stack operates as a circular buffer, with the stack pointer initialized to '0' after all resets. There is a stack available bit (STKAV) to allow software to ensure that the stack has not overflowed. The STKAV bit is set after a device reset. When the stack pointer equals Fh, STKAV is cleared. When the stack pointer rolls over from Fh to 0h, the STKAV bit will be held clear until a device reset.

- **Note 1:** There is not a status bit for stack underflow. The STKAV bit can be used to detect the underflow which results in the stack pointer being at the top of stack.
- Note 2: There are no instruction mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt vector.
- Note 3: After a reset, if a "POP" operation occurs before a "PUSH" operation, the STKAV bit will be cleared. This will appear as if the stack is full (underflow has occurred). If a "PUSH" operation occurs next (before another "POP"), the STKAV bit will be locked clear. Only a device reset will cause this bit to set.

After the device is "PUSHed" sixteen times (without a "POP"), the seventeenth push overwrites the value from the first push. The eighteenth push overwrites the second push (and so on).

6.4 Indirect Addressing

Indirect addressing is a mode of addressing data memory where the data memory address in the instruction is not fixed. That is, the register that is to be read or written can be modified by the program. This can be useful for data tables in the data memory. Figure 6-10 shows the operation of indirect addressing. This shows the moving of the value to the data memory address specified by the value of the FSR register.

Example 6-1 shows the use of indirect addressing to clear RAM in a minimum number of instructions. A similar concept could be used to move a defined number of bytes (block) of data to the USART transmit register (TXREG). The starting address of the block of data to be transmitted could easily be modified by the program.

FIGURE 6-10: INDIRECT ADDRESSING



6.8 Bank Select Register (BSR)

The BSR is used to switch between banks in the data memory area (Figure 6-13). In the PIC17C42, PIC17CR42, and PIC17C42A only the lower nibble is implemented. While in the PIC17C43, PIC17CR43, and PIC17C44 devices, the entire byte is implemented. The lower nibble is used to select the peripheral register bank. The upper nibble is used to select the general purpose memory bank.

All the Special Function Registers (SFRs) are mapped into the data memory space. In order to accommodate the large number of registers, a banking scheme has been used. A segment of the SFRs, from address 10h to address 17h, is banked. The lower nibble of the bank select register (BSR) selects the currently active "peripheral bank." Effort has been made to group the peripheral registers of related functionality in one bank. However, it will still be necessary to switch from bank to bank in order to address all peripherals related to a single task. To assist this, a MOVLB bank instruction is in the instruction set. For the PIC17C43, PIC17CR43, and PIC17C44 devices, the need for a large general purpose memory space dictated a general purpose RAM banking scheme. The upper nibble of the BSR selects the currently active general purpose RAM bank. To assist this, a MOVLR bank instruction has been provided in the instruction set.

If the currently selected bank is not implemented (such as Bank 13), any read will read all '0's. Any write is completed to the bit bucket and the ALU status bits will be set/cleared as appropriate.

Note: Registers in Bank 15 in the Special Function Register area, are reserved for Microchip use. Reading of registers in this bank may cause random values to be read.



FIGURE 6-13: BSR OPERATION (PIC17C43/R43/44)

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in 4 registers RES3:RES0.

EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

=

- ARG1H:ARG1L * ARG2H:ARG2L RES3:RES0 =
 - (ARG1H * ARG2H * 2¹⁶) +

(ARG1H * ARG2L * 2⁸) +

(ARG1L * ARG2H * 2⁸) (ARG1L * ARG2L)

+

EXAMPLE 8-3: 16 x 16 MULTIPLY ROUTINE

			; ARG1L * ARG2L - ; PRODH:PRODL	>
;		PRODH, RES1 PRODL, RES0	;	
,			; ARG1H * ARG2H - ; PRODH:PRODL	>
;		PRODH, RES3 PRODL, RES2		
-	MOVFP MULWF		; ARG1L * ARG2H - ; PRODH:PRODL	>
	ADDWF MOVFP ADDWFC		; Add cross ; products ;	
;	ADDWFC	RES3, F ARG1H, WREG	;	
	MULWF	ARG2L	; ARG1H * ARG2L - ; PRODH:PRODL	>
	ADDWF MOVFP ADDWFC CLRF		; Add cross ; products ; ;	

Example 9-1 shows the instruction sequence to initialize PORTB. The Bank Select Register (BSR) must be selected to Bank 0 for the port to be initialized.

EXAMPLE 9-1: INITIALIZING PORTB

MOVLB	0	;	; Select Bank 0						
CLRF	PORTB	;	Initialize PORTB by clearing						
		;	output data latches						
MOVLW	0xCF	;	Value used to initialize						
		;	data direction						
MOVWF	DDRB	;	Set RB<3:0> as inputs						
		;	RB<5:4> as outputs						
		;	RB<7:6> as inputs						

Name	Bit	Buffer Type	Function
RB0/CAP1	bit0	ST	Input/Output or the RB0/CAP1 input pin. Software programmable weak pull- up and interrupt on change features.
RB1/CAP2	bit1	ST	Input/Output or the RB1/CAP2 input pin. Software programmable weak pull- up and interrupt on change features.
RB2/PWM1	bit2	ST	Input/Output or the RB2/PWM1 output pin. Software programmable weak pull-up and interrupt on change features.
RB3/PWM2	bit3	ST	Input/Output or the RB3/PWM2 output pin. Software programmable weak pull-up and interrupt on change features.
RB4/TCLK12	bit4	ST	Input/Output or the external clock input to Timer1 and Timer2. Software pro- grammable weak pull-up and interrupt on change features.
RB5/TCLK3	bit5	ST	Input/Output or the external clock input to Timer3. Software programmable weak pull-up and interrupt on change features.
RB6	bit6	ST	Input/Output pin. Software programmable weak pull-up and interrupt on change features.
RB7	bit7	ST	Input/Output pin. Software programmable weak pull-up and interrupt on change features.

TABLE 9-3: PORTB FUNCTIONS

Legend: ST = Schmitt Trigger input.

TABLE 9-4: REGISTERS/BITS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
12h, Bank 0	PORTB	PORTB d	ata latch							xxxx xxxx	uuuu uuuu
11h, Bank 0	DDRB	Data dired	ction registe	er for PORTE	5					1111 1111	1111 1111
10h, Bank 0	PORTA	RBPU	_	RA5	RA4	RA3	RA2	RA1/T0CKI	RA0/INT	0-xx xxxx	0-uu uuuu
06h, Unbanked	CPUSTA	_	_	STKAV	GLINTD	TO	PD	_	_	11 11	11 qq
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	T0IE	INTE	0000 0000	0000 0000
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = Value depends on condition.

Shaded cells are not used by PORTB.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

TABLE 9-9: PORTE FUNCTIONS

Name	ame Bit Buffer Type		Function					
RE0/ALE	bit0	TTL	Input/Output or system bus Address Latch Enable (ALE) control pin.					
RE1/OE	bit1	TTL	Input/Output or system bus Output Enable (OE) control pin.					
RE2/WR	bit2	TTL	Input/Output or system bus Write (WR) control pin.					

Legend: TTL = TTL input.

TABLE 9-10: REGISTERS/BITS ASSOCIATED WITH PORTE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
15h, Bank 1	PORTE	—	—	—	—	_	RE2/WR	RE1/OE	RE0/ALE	xxx	uuu
14h, Bank 1	DDRE	Data dired	ction registe	er for PORTE						111	111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTE.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

TABLE 13-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 0	TXREG	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	—		TRMT	TX9D	00001x	00001u
17h, Bank 0	17h, Bank 0 SPBRG Baud rate generator register										uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous master transmission.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

FIGURE 13-9: SYNCHRONOUS TRANSMISSION



FIGURE 13-10: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



RETFIE	rrupt								
Syntax:		[label]	RETFIE						
Operands:		None	None						
Operation:		$0 \rightarrow \text{GLIN}$	$OS \rightarrow (PC);$ $P \rightarrow GLINTD;$ PCLATH is unchanged.						
Status Affe	ected:	GLINTD							
Encoding:		0000	0000	0000	0101				
Description	n:	and Top of PC. Interru the GLINT	Return from Interrupt. Stack is POP'ed and Top of Stack (TOS) is loaded in the PC. Interrupts are enabled by clearing the GLINTD bit. GLINTD is the global interrupt disable bit (CPUSTA<4>).						
Words:		1	1						
Cycles:		2	2						
Q Cycle A	ctivity:								
	21	Q2	Q3	3	Q4				
Dec	ode	Read register T0STA	Execu	ute	NOP				
Force	d NOP	NOP	Execu	ute	NOP				
Р	nterrup C LINTD	RETFIE t = TOS = 0							

RETL	w	Return Li	teral to WRE	EG						
Synta	ax:	[label]	RETLW k							
Opera	ands:	$0 \le k \le 25$	$0 \le k \le 255$							
Opera	ation:	•	$k \rightarrow$ (WREG); TOS \rightarrow (PC); PCLATH is unchanged							
Statu	s Affected:	None	None							
Enco	ding:	1011	0110 kkl	kk kkkk						
Desci	ription:	'k'. The proo the top of th	gram counter i le stack (the re Idress latch (F	turn address).						
Word	s:	1								
Cycle	es:	2								
O Cv	cle Activity:									
Q Oy	CIE ACTIVITY.									
Q 0 y	Q1	Q2	Q3	Q4						
	-	Q2 Read literal 'k'	Q3 Execute	Q4 Write to WREG						
	Q1	Read		Write to						
	Q1 Decode Forced NOP	Read literal 'k'	Execute	Write to WREG NOP						
	Q1 Decode Forced NOP	Read literal 'k' NOP	Execute Execute BLE ; WREG co; ; offset ; WREG n; ; table c ; wREG = 0 ; Begin t;	Write to WREG NOP ntains table value ow has value						
Exam	Q1 Decode Forced NOP	Read literal 'k' NOP CALL TAN CALL TAN CALL TAN : TABLE ADDWF PC RETLW ki : : RETLW ki : : RETLW ki	Execute Execute BLE ; WREG coi ; offset ; WREG n; ; table coi ; table coi ; wREG = 0 ; Begin t; ;	Write to WREG NOP ntains table value ow has value						

Applicable Devices 42 R42 42A 43 R43 44

			Standard Operating Conditions (unless otherwise stated) Operating temperature							
DC CHARA	CTERI		-40°C \leq TA \leq +85°C for industrial and 0°C \leq TA \leq +70°C for commercial							
			Operating	voltage V	-		$A \leq +70$ C for commercial escribed in Section 17.1			
Parameter										
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions			
		Output Low Voltage								
D080	VOL	I/O ports (except RA2 and RA3)	-	-	0.1Vdd	V	IOL = 4 mA			
D081		with TTL buffer	_	_	0.4	V	IOL = 6 mA, VDD = 4.5V Note 6			
D082		RA2 and RA3	_	_	3.0	V	IOL = 60.0 mA, VDD = 5.5V			
D083		OSC2/CLKOUT (RC and EC osc modes)	_	-	0.4	V	IOL = 2 mA, VDD = 4.5V			
		Output High Voltage (Note 3)								
D090	Vон	I/O ports (except RA2 and RA3)	0.9Vdd	_	_	V	Юн = -2 mA			
D091		with TTL buffer	2.4	-	-	V	IOH = -6.0 mA, VDD = 4.5V Note 6			
D092		RA2 and RA3	_	-	12	V	Pulled-up to externally applied voltage			
D093		OSC2/CLKOUT (RC and EC osc modes)	2.4	_	-	V	ЮН = -5 mA, VDD = 4.5V			
		Capacitive Loading Specs on Output Pins								
D100	Cosc2	OSC2 pin	_	_	25 ††	pF	In EC or RC osc modes when OSC2 pin is outputting CLKOUT. External clock is used to drive OSC1.			
D101	Сю	All I/O pins and OSC2 (in RC mode)	_	_	50 ††	pF				
D102	CAD	System Interface Bus (PORTC, PORTD and PORTE)	_	_	100 ††	pF	In Microprocessor or Extended Microcontroller mode			

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

the Design guidance to attain the AC timing specifications. These loads are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/Vpp pin may be kept in this range at times other than programming, but this is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 18-17: IOL vs. VOL, VDD = 5V







Applicable Devices 42 R42 42A 43 R43 44

19.1 DC CHARACTERISTICS:

PIC17CR42/42A/43/R43/44-16 (Commercial, Industrial) PIC17CR42/42A/43/R43/44-25 (Commercial, Industrial) PIC17CR42/42A/43/R43/44-33 (Commercial, Industrial)

				l Opera g tempe			s (unless otherwise stated)
DC CHARACTERISTICS						-40°C	
		i				0°C	\leq TA \leq +70°C for commercial
Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
D001	Vdd	Supply Voltage	4.5	_	6.0	V	
D002	Vdr	RAM Data Retention Voltage (Note 1)	1.5 *	_	—	V	Device in SLEEP mode
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	_	Vss	-	V	See section on Power-on Reset for details
D004	SVDD	VDD rise rate to ensure internal Power-on Reset signal	0.060 *	_	_	mV/ms	See section on Power-on Reset for details
D010	IDD	Supply Current	-	3	6	mA	Fosc = 4 MHz (Note 4)
D011		(Note 2)	-	6	12 *	mA	Fosc = 8 MHz
D012			-	11	24 *	mA	Fosc = 16 MHz
D013			-	19	38	mA	Fosc = 25 MHz
D015			-	25	50	mA	Fosc = 33 MHz
D014			-	95	150	μA	Fosc = 32 kHz,
							WDT enabled (EC osc configuration)
D020	IPD	Power-down	_	10	40	μΑ	VDD = 5.5V, WDT enabled
D021		Current (Note 3)	-	< 1	5	μA	VDD = 5.5V, WDT disabled

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or VSS, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: $VDD / (2 \bullet R)$. For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL • VDD) • f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VbD and Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 19-7: CAPTURE TIMINGS



TABLE 19-7: CAPTURE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
50	TccL	Capture1 and Capture2 input low time	10 *	—	—	ns	
51	TccH	Capture1 and Capture2 input high time	10 *	—		ns	
52	TccP	Capture1 and Capture2 input period	<u>2Tcy</u> § N	_	_	ns	N = prescale value (4 or 16)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 19-8: PWM TIMINGS



TABLE 19-8: PWM REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
53	TccR	PWM1 and PWM2 output rise time		10 *	35 *§	ns	
54	TccF	PWM1 and PWM2 output fall time		10 *	35 *§	ns	
* The		motors are observatorized but not tested					

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 20-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



FIGURE 20-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



Applicable Devices 42 R42 42A 43 R43 44

FIGURE 20-9: TYPICAL IPD vs. VDD WATCHDOG DISABLED 25°C





FIGURE 20-10: MAXIMUM IPD vs. VDD WATCHDOG DISABLED

APPENDIX F: ERRATA FOR PIC17C42 SILICON

The PIC17C42 devices that you have received have the following anomalies. At present there is no intention for future revisions to the present PIC17C42 silicon. If these cause issues for the application, it is recommended that you select the PIC17C42A device.

Note: New designs should use the PIC17C42A.

 When the Oscillator Start-Up Timer (OST) is enabled (in LF or XT oscillator modes), any interrupt that wakes the processor may cause a WDT reset. This occurs when the WDT is greater than or equal to 50% time-out period when the SLEEP instruction is executed. This will not occur in either the EC or RC oscillator modes.

Work-arounds

- Always ensure that the CLRWDT instruction is executed before the WDT increments past 50% of the WDT period. This will keep the "false" WDT reset from occurring.
- b) When using the WDT as a normal timer (WDT disabled), ensure that the WDT is less than or equal to 50% time-out period when the SLEEP instruction is executed. This can be done by monitoring the TO bit for changing state from set to clear. Example 1 shows putting the PIC17C42 to sleep.

EXAMPLE F-1: PIC17C42 TO SLEEP

BTFSS	CPUSTA,	TO	;	TO = 0?
CLRWDT			;	YES, WDT = 0
BTFSC	CPUSTA,	то	;	WDT rollover?
GOTO	LOOP		;	NO, Wait
SLEEP			;	YES, goto Sleep
	CLRWDT BTFSC GOTO	CLRWDT BTFSC CPUSTA, GOTO LOOP	CLRWDT BTFSC CPUSTA, TO GOTO LOOP	BTFSC CPUSTA, TO ; GOTO LOOP ;

2. When the clock source of Timer1 or Timer2 is selected to external clock, the overflow interrupt flag will be set twice, once when the timer equals the period, and again when the timer value is reset to 0h. If the latency to clear TMRxIF is greater than the time to the next clock pulse, no problems will be noticed. If the latency is less than the time to the next timer clock pulse, the interrupt will be serviced twice.

Work-arounds

- a) Ensure that the timer has rolled over to 0h before clearing the flag bit.
- b) Clear the timer in software. Clearing the timer in software causes the period to be one count less than expected.

Design considerations

The device must not be operated outside of the specified voltage range. An external reset circuit must be used to ensure the device is in reset when a brown-out occurs or the VDD rise time is too long. Failure to ensure that the device is in reset when device voltage is out of specification may cause the device to lock-up and ignore the $\overline{\text{MCLR}}$ pin.

Delay From External Clock Edge	68
Development Support	
Development Tools	143
Device Drawings	
44-Lead Plastic Surface Mount (MQFP	
10x10 mm Body 1.6/0.15 mm Lead Form)	
DIGIT BORROW	9
Digit Carry (DC)	9
Duty Cycle	75

Ε

Electrical Characteristics
PIC17C42
Absolute Maximum Ratings147
Capture Timing159
CLKOUT and I/O Timing 156
DC Characteristics149
External Clock Timing155
Memory Interface Read Timing 162
Memory Interface Write Timing
PWM Timing159
RESET, Watchdog Timer, Oscillator Start-up
Timer and Power-up Timer157
Timer0 Clock Timings158
Timer1, Timer2 and Timer3 Clock Timing 158
USART Module, Synchronous Receive160
USART Module, Synchronous Transmission 160
PIC17C43/44
Absolute Maximum Ratings175
Capture Timing188
CLKOUT and I/O Timing 185
DC Characteristics177
External Clock Timing184
Memory Interface Read Timing191
Memory Interface Write Timing
Parameter Measurement Information183
RESET, Watchdog Timer, Oscillator Start-up
Timer and Power-up Timer Timing
Timer0 Clock Timing187
Timer1, Timer2 and Timer3 Clock Timing 187
Timing Parameter Symbology182
USART Module Synchronous Receive
Timing189
USART Module Synchronous Transmission
Timing189
EPROM Memory Access Time Order Suffix
Extended Microcontroller
Extended Microcontroller Mode31
External Memory Interface
External Program Memory Waveforms

F

Family of Devices	6
PIC14000	
PIC16C5X	
PIC16CXXX	215
PIC16C6X	216
PIC16C7X	
PIC16C8X	218
PIC16C9XX	
PIC17CXX	
FERR	
FOSC0	

FOSC1	
FS0	36
FS1	36
FS2	36
FS3	36
FSR0	34, 40
FSR1	
Fuzzy Logic Dev. System (fuzzyTECH [®] -MP)	143, 145

G

General Format for Instructions 108
General Purpose RAM
General Purpose RAM Bank 42
General Purpose Register (GPR) 32
GLINTD 25, 37, 78, 105
GOTO
GPR (General Purpose Register) 32
Graphs
ЮН vs. VOH, VDD = 3V 170, 200
ЮН vs. VOH, VDD = 5V 171, 201
IOL vs. VOL, VDD = 3V 171, 201
IOL vs. VOL, VDD = 5V 172, 202
Maximum IDD vs. Frequency
(External Clock 125°C to -40°C) 167, 197
Maximum IPD vs. VDD Watchdog Disabled 168, 198
Maximum IPD vs. VDD Watchdog Enabled 169, 199
RC Oscillator Frequency vs.
VDD (Cext = 100 pF) 164, 194
RC Oscillator Frequency vs.
VDD (Cext = 22 pF) 164, 194
RC Oscillator Frequency vs.
VDD (Cext = 300 pF)
Transconductance of LF Oscillator vs.VDD 166, 196
Transconductance of XT Oscillator vs. VDD 166, 196
Typical IDD vs. Frequency
(External Clock 25°C)
Typical IPD vs. VDD Watchdog Disabled 25°C . 168, 198
Typical IPD vs. VDD Watchdog Enabled 25°C 169, 199
Typical RC Oscillator vs. Temperature
VTH (Input Threshold Voltage) of I/O Pins vs.
VDD
VTH (Input Threshold Voltage) of OSC1 Input
(In XT, HS, and LP Modes) vs. VDD 173, 203
VTH, VIL of MCLR, TOCKI and OSC1
(In RC Mode) vs. VDD
WDT Timer Time-Out Period vs. VDD 170, 200

Н

Hardware Multiplier	 49
i la analo manpion	

L

I/O Ports	
Bi-directional	
I/O Ports	53
Programming Considerations	64
Read-Modify-Write Instructions	64
Successive Operations	
INCF	123
INCFSNZ	124
INCFSZ	123
INDF0	
INDF1	34, 40

MP-C C Compiler	145
MPSIM Software Simulator	
MULLW	129
Multiply Examples	
16 x 16 Routine	50
16 x 16 Signed Routine	51
8 x 8 Routine	49
8 x 8 Signed Routine	49
MULWF	129

Ν

NEGW)
NOP 130	`
NOP	'

0

OERR	
Opcode Field Descriptions	
OSC Selection	
Oscillator	
Configuration	
Crystal	
External Clock	
External Crystal Circuit	
External Parallel Resonant Crystal Circuit	
External Series Resonant Crystal Circuit	
RC	
RC Frequencies	165, 195
Oscillator Start-up Time (Figure)	
Oscillator Start-up Timer (OST)	15, 99
OST	
OV	
Overflow (OV)	9

Ρ

Package Marking Information	
Packaging Information	
Parameter Measurement Information	
PC (Program Counter)	
PCH	
PCL	34, 41, 108
PCLATH	
PD	
PEIE	
PEIF	
Peripheral Bank	
Peripheral Interrupt Enable	
Peripheral Interrupt Request (PIR)	24
PICDEM-1 Low-Cost PIC16/17 Demo Board	143, 144
PICDEM-2 Low-Cost PIC16CXX Demo Board	143, 144
PICDEM-3 Low-Cost PIC16C9XXX Demo Boar	
PICMASTER [®] RT In-Circuit Emulator	
PICSTART [®] Low-Cost Development System	
PIE	34, 92, 96, 98
Pin Compatible Devices	
PIR	34, 92, 96, 98
PM0	
PM1	
POP	
POR	
PORTA	19, 34, 53
PORTB	19, 34, 55
PORTC	19, 34, 58

PORTD			
PORTE	19,	34,	62
Power-down Mode		1	05
Power-on Reset (POR)		15,	99
Power-up Timer (PWRT)			
PR1			
PR2			
PR3/CA1H			
PR3/CA1L			
PR3H/CA1H			
PR3L/CA1L			
Prescaler Assignments			
PRO MATE [®] Universal Programmer		·····	42
PRODH			
PRODL			
Program Counter (PC)		•••••	41
Program Memory			
External Access Waveforms			
External Connection Diagram			
Мар			29
Modes			
Extended Microcontroller			29
Microcontroller			29
Microprocessor			29
Protected Microcontroller			29
Operation			29
Organization			29
Transfers from Data Memory			43
Protected Microcontroller			
PS0			
PS1			
PS2			
PS3			
PUSH			
PW1DCH			
PW1DCL			
PW2DCH			
PW2DCL			
PW2DCL			
Duty Cycle			
External Clock Source			
Frequency vs. Resolution			
Interrupts		•••••	10
Max Resolution/Frequency for External			
Clock Input			
Output			
Periods			-
PWM1			
PWM1ON			
PWM2			72
PWM2ON		72,	75
PWRT		15,	99

R

RA1/T0CKI pin	
RBIE	
RBIF	
RBPU	
RC Oscillator	
RC Oscillator Frequencies	
RCIE	
RCIF	
RCREG	19, 34, 91, 92, 96, 97
RCSTA	
Reading 16-bit Value	
0	

A as we also as the Albertan Theorem in a local and the Albertan A
Asynchronous Master Transmission
Asynchronous Reception92
Back to Back Asynchronous Master Transmission 90
Interrupt (INT, TMR0 Pins)26
PIC17C42 Capture
PIC17C42 CLKOUT and I/O
PIC17C42 Memory Interface Read
PIC17C42 Memory Interface Write161
PIC17C42 PWM Timing159
PIC17C42 RESET, Watchdog Timer, Oscillator
Start-up Timer and Power-up Timer 157
PIC17C42 Timer0 Clock
PIC17C42 Timer1, Timer2 and Timer3 Clock 158
PIC17C42 USART Module, Synchronous
Receive
PIC17C42 USART Module, Synchronous
Transmission
PIC17C43/44 Capture Timing 188
PIC17C43/44 CLKOUT and I/O 185
PIC17C43/44 External Clock184
PIC17C43/44 Memory Interface Read
PIC17C43/44 Memory Interface Write
PIC17C43/44 PWM Timing
PIC17C43/44 RESET, Watchdog Timer, Oscillator
Start-up Timer and Power-up Timer 186
PIC17C43/44 Timer0 Clock
PIC17C43/44 Timer1, Timer2 and Timer3 Clock 187
PIC17C43/44 USART Module Synchronous
Receive
PIC17C43/44 USART Module Synchronous
Transmission189
Synchronous Reception95
Synchronous Transmission94
Table Read48
Table Read 48 Table Write 46
Table Read 48 Table Write 46 TMR0 68, 69
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81Wake-Up from SLEEP105
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 Timing Parameter Symbology 153
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81Wake-Up from SLEEP105Timing Diagrams and Specifications155Timing Parameter Symbology153TLRD44, 139
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81Wake-Up from SLEEP105Timing Diagrams and Specifications155Timing Parameter Symbology153TLRD44, 139TLWT43, 140
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIRD 44, 139 TLRD 44, 130 TLWT 43, 140 TMR0 140
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIRD 44, 139 TLRD 44, 130 TLWT 43, 140 TMR0 16-bit Read 69
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIRD 44, 139 TLRD 44, 130 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIRD 44, 139 TLRD 44, 130 TLWT 43, 140 TMR0 16-bit Read 69
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIRD 44, 139 TLRD 44, 130 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIRD 44, 139 TLRD 44, 130 TLWT 43, 140 TMR0 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIRD 44, 139 TLRD 44, 130 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIRD 43, 140 TLRD 44, 139 TLWT 43, 140 TMR0 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68 Overview 65
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81Wake-Up from SLEEP105Timing Diagrams and Specifications155Timing Parameter Symbology153TLRD44, 139TLWT43, 140TMR016-bit Read16-bit Read69Clock Timing158Module68Operation68Overview65Prescaler Assignments69
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIRD 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write Considerations 69
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 Timing Parameter Symbology 153 TLRD 44, 139 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write in Timer Mode 70
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMR0 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write In Timer Mode 70 Timing 68, 69
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 Timing Parameter Symbology 153 TLRD 44, 139 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write in Timer Mode 70
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMR0 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write In Timer Mode 70 Timing 68, 69
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMR0 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write Considerations 69 Read/Write in Timer Mode 70 Timing 68, 69 TMR0 STATUS/Control Register (TOSTA) 38 TMR0H 34
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMR0 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write in Timer Mode 70 Timing 68, 69 TMR0 STATUS/Control Register (TOSTA) 38 TMR0L 34
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMR0 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write in Timer Mode 70 Timing 68, 69 TMR0 STATUS/Control Register (TOSTA) 38 TMR0L 34 TMR0L 34
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMR0 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 16-bit Read 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write in Timer Mode 70 Timing 68, 69 TMR0 STATUS/Control Register (TOSTA) 38 TMR0L 34 TMR0L 34 TMR0L 34
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMR0 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 16-bit Read 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write Considerations 69 Timing 68, 69 TMR0 STATUS/Control Register (TOSTA) 38 TMR0L 34 TMR0L 34 TMR0L 34 TMR0L 34 TMR0L 34 TMR0L 34
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81Wake-Up from SLEEP105Timing Diagrams and Specifications155TIMIN Parameter Symbology153TLRD44, 139TLWT43, 140TMR016-bit Read16-bit Read6916-bit Write69Clock Timing158Module68Operation65Prescaler Assignments69Read/Write Considerations69TMR0 H34TMR0L34TMR0L34TMR0L34TMR0L73External Clock Input73Overview65
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 Timing Parameter Symbology 153 TLRD 44, 139 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write in Timer Mode 70 Timing 68, 69 TMROH 34 TMROL 34 TMROL 34 TMROL 34 Timing 68, 69 Timing 73 Read/Write in Timer Mode 70 Timing 34 TMROL 34 TM
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81Wake-Up from SLEEP105Timing Diagrams and Specifications155TIMIN Parameter Symbology153TLRD44, 139TLWT43, 140TMR016-bit Read16-bit Read6916-bit Write69Clock Timing158Module68Operation65Prescaler Assignments69Read/Write Considerations69TMR0 H34TMR0L34TMR0L34TMR0L34TMR0L73External Clock Input73Overview65

Using with PWM	
TMR1CS	71
TMR1IE	
TMR1IF	
TMR1ON	
TMR2	
8-bit Mode	- /
External Clock Input	
In Timer Mode	
Timing in External Clock Mode	
Two 8-bit Timer/Counter Mode	
Using with PWM	
TMR2CS	
TMR2IE	
TMR2IE	-
TMR20P	
TMR2ON	
Dual Capture1 Register Mode	70
Example, Reading From	
Example, Writing To	
External Clock Input	
In Timer Mode	
One Capture and One Period Reg	
Reading/Writing	
Timing in External Clock Mode	
TMR3CS	,
TMR3H	- /
TMR3IE	
TMR3IF	
TMR3L	
TMR3ON	
<u>TO</u>	
Transmit Status and Control Register .	
TRMT	
TSTFSZ	
Turning on 16-bit Timer	
ТХ9	
TX9d	
TXEN	
TXIE	
TXIF	
TXREG	
TXSTA	19, 34, 92, 96, 98

U

Upward Compatibility	5
Asynchronous Master Transmission	90
Asynchronous Mode	89
Asynchronous Receive	91
Asynchronous Transmitter	89
Baud Rate Generator	86
Synchronous Master Mode	93
Synchronous Master Reception	95
Synchronous Master Transmission	93
Synchronous Slave Mode	97
Synchronous Slave Transmit	97

W

Wake-up from SLEEP	105
Nake-up from SLEEP Through Interrupt	105
Natchdog Timer	103