



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	4KB (2K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	232 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c42a-33-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Register	Address	Power-on Reset	MCLR Reset WDT Reset	Wake-up from SLEEP through interrupt
Unbanked	L		<u></u>	
INDF0	00h	0000 0000	0000 0000	0000 0000
FSR0	01h	XXXX XXXX	uuuu uuuu	นนนน นนนน
PCL	02h	0000h	0000h	PC + 1 ⁽²⁾
PCLATH	03h	0000 0000	0000 0000	uuuu uuuu
ALUSTA	04h	1111 xxxx	1111 uuuu	1111 uuuu
TOSTA	05h	0000 000-	0000 000-	0000 000-
CPUSTA ⁽³⁾	06h	11 11	11 qq	uu qq
INTSTA	07h	0000 0000	0000 0000	uuuu uuuu(¹⁾
INDF1	08h	0000 0000	0000 0000	<u>uuuu</u> uuuu
FSR1	09h	XXXX XXXX	uuuu uuuu	uuuu uuuu
WREG	0Ah	XXXX XXXX	uuuu uuuu	uuuu uuuu
TMR0L	0Bh	XXXX XXXX	uuuu uuuu	uuuu uuuu
TMR0H	0Ch	XXXX XXXX	uuuu uuuu	uuuu uuuu
TBLPTRL ⁽⁴⁾	0Dh	XXXX XXXX	uuuu uuuu	นนนน นนนน
TBLPTRH (4)	0Eh	XXXX XXXX	uuuu uuuu	uuuu uuuu
TBLPTRL (5)	0Dh	0000 0000	0000 0000	uuuu uuuu
TBLPTRH ⁽⁵⁾	0Eh	0000 0000	0000 0000	<u>uuuu</u> uuuu
BSR	0Fh	0000 0000	0000 0000	
Bank 0	I		I	
PORTA	10h	0-xx xxxx	0-uu uuuu	<u>uuuu</u> uuuu
DDRB	11h	1111 1111	1111 1111	
PORTB	12h	XXXX XXXX	uuuu uuuu	uuuu uuuu
RCSTA	13h	0000 -00x	0000 -00u	uuuu -uuu
RCREG	14h	XXXX XXXX	uuuu uuuu	uuuu uuuu
TXSTA	15h	00001x	00001u	uuuuuu
TXREG	16h	XXXX XXXX	uuuu uuuu	uuuu uuuu
SPBRG	17h	XXXX XXXX	uuuu uuuu	นนนน นนนน
Bank 1				
DDRC	10h	1111 1111	1111 1111	uuuu uuuu
PORTC	11h	XXXX XXXX	uuuu uuuu	uuuu uuuu
DDRD	12h	1111 1111	1111 1111	uuuu uuuu
PORTD	13h	XXXX XXXX	uuuu uuuu	นนนน นนนน
DDRE	14h	111	111	uuu
PORTE	15h	xxx	uuu	uuu
PIR	16h	0000 0010	0000 0010	uuuu uuuu ⁽¹⁾
PIE	17h	0000 0000	0000 0000	uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented read as '0', q = value depends on condition. Note 1: One or more bits in INTSTA, PIR will be affected (to cause wake-up).

When the wake-up is due to an interrupt and the GLINTD bit is cleared, the PC is loaded with the interrupt vector.

3: See Table 4-3 for reset value of specific condition.

4: Only applies to the PIC17C42.

5: Does not apply to the PIC17C42.

Addr	Unbanked			
00h	INDF0			
01h	FSR0			
02h	PCL			
03h	PCLATH			
04h	ALUSTA			
05h	TOSTA			
06h	CPUSTA			
07h	INTSTA			
08h	INDF1			
09h	FSR1			
0Ah	WREG			
0Bh	TMR0L			
0Ch	TMR0H			
0Dh	TBLPTRL			
0Eh	TBLPTRH			
0Fh	BSR			
1				
	Bank 0	Bank 1 ⁽¹⁾	Bank 2 ⁽¹⁾	Bank 3 ⁽¹⁾
10h	Bank 0 PORTA	Bank 1 ⁽¹⁾ DDRC	Bank 2 ⁽¹⁾ TMR1	Bank 3 ⁽¹⁾ PW1DCL
10h 11h				
	PORTA	DDRC	TMR1	PW1DCL
11h	PORTA DDRB	DDRC PORTC	TMR1 TMR2	PW1DCL PW2DCL
11h 12h	PORTA DDRB PORTB	DDRC PORTC DDRD	TMR1 TMR2 TMR3L	PW1DCL PW2DCL PW1DCH
11h 12h 13h	PORTA DDRB PORTB RCSTA	DDRC PORTC DDRD PORTD	TMR1 TMR2 TMR3L TMR3H	PW1DCL PW2DCL PW1DCH PW2DCH
11h 12h 13h 14h	PORTA DDRB PORTB RCSTA RCREG	DDRC PORTC DDRD PORTD DDRE	TMR1 TMR2 TMR3L TMR3H PR1	PW1DCL PW2DCL PW1DCH PW2DCH CA2L
11h 12h 13h 14h 15h	PORTA DDRB PORTB RCSTA RCREG TXSTA	DDRC PORTC DDRD PORTD DDRE PORTE	TMR1 TMR2 TMR3L TMR3H PR1 PR2	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H
11h 12h 13h 14h 15h 16h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h 18h 1Fh	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h 18h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General Purpose	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h 18h 1Fh	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h 18h 1Fh	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General Purpose	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1

FIGURE 6-5: PIC17C42 REGISTER FILE MAP

Note 1: SFR file locations 10h - 17h are banked. All other SFRs ignore the Bank Select Register (BSR) bits.

FIGURE 6-6: PIC17CR42/42A/43/R43/44 REGISTER FILE MAP

Addr	Unbanked			
00h	INDF0			
01h	FSR0			
02h	PCL			
03h	PCLATH			
04h	ALUSTA			
05h	TOSTA			
06h	CPUSTA			
07h	INTSTA			
08h	INDF1			
09h	FSR1			
0Ah	WREG			
0Bh	TMR0L			
0Ch	TMR0H			
0Dh	TBLPTRL			
0Eh	TBLPTRH			
0Fh	BSR			
	Bank 0	Bank 1 ⁽¹⁾	Bank 2 ⁽¹⁾	Bank 3 ⁽¹⁾
10h	PORTA	DDRC	TMR1	PW1DCL
11h	DDRB	PORTC	TMR2	PW2DCL
12h	PORTB	DDRD	TMR3L	PW1DCH
13h	RCSTA	PORTD	TMR3H	PW2DCH
14h	RCREG	DDRE	PR1	CA2L
15h	TXSTA	PORTE	PR2	CA2H
16h	TXREG	PIR	PR3L/CA1L	TCON1
17h	SPBRG	PIE	PR3H/CA1H	TCON2
18h	PRODL			
19h	PRODH			
1Ah				
1Fh			1	
20h	General	General		
	Purpose	Purpose		
	RAM ⁽²⁾	RAM (2)		
FFh				

- Note 1: SFR file locations 10h 17h are banked. All other SFRs ignore the Bank Select Register (BSR) bits.
 - 2: General Purpose Registers (GPR) locations 20h - FFh and 120h - 1FFh are banked. All other GPRs ignore the Bank Select Register (BSR) bits.

13.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 13-4. The data comes in the RA4/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at 16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

Once asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the receive (serial) shift register (RSR). After sampling the stop bit, the received data in the RSR is transferred to the RCREG (if it is empty). If the transfer is complete, the interrupt bit RCIF (PIR<0>) is set. The actual interrupt can be enabled/disabled by setting/clearing the RCIE (PIE<0>) bit. RCIF is a read only bit which is cleared by the hardware. It is cleared when RCREG has been read and is empty. RCREG is a double buffered register; (i.e. it is a two deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte begin shifting to the RSR. On detection of the stop bit of the third byte, if the RCREG is still full, then the overrun error bit, OERR (RCSTA<1>) will be set. The word in the RSR will be lost. RCREG can be read twice to retrieve the two bytes in the FIFO. The OERR bit has to be cleared in software which is done by resetting the receive logic (CREN is set). If the OERR bit is set, transfers from the RSR to RCREG are inhibited, so it is essential to clear the OERR bit if it is set. The framing error bit FERR (RCSTA<2>) is set if a stop bit is not detected.

FIGURE 13-7: RX PIN SAMPLING SCHEME

Note: The FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG register will allow the RX9D and FERR bits to be loaded with values for the next received Received data; therefore, it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old FERR and RX9D information.

13.2.3 SAMPLING

The data on the RA4/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RA4/RX/DT pin. The sampling is done on the seventh, eighth and ninth falling edges of a x16 clock (Figure 11-3).

The x16 clock is a free running clock, and the three sample points occur at a frequency of every 16 falling edges.

RX		Start bit	Bit0
(RA4/RX/DT pin) baud CLK	-	Baud CLK for all but start bit	
Jaud CLK	1		
x16 CLK		2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1	2 3
		Samples	

Steps to follow when setting up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are desired, then set the RCIE bit.
- 4. If 9-bit reception is desired, then set the RX9 bit.
- 5. Enable the reception by setting the CREN bit.
- 6. The RCIF bit will be set when reception completes and an interrupt will be generated if the RCIE bit was set.

- Read RCSTA to get the ninth bit (if enabled) and FERR bit to determine if any error occurred during reception.
- 8. Read RCREG for the 8-bit received data.
- 9. If an overrun error occurred, clear the error by clearing the OERR bit.
- Note: To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.



FIGURE 13-8: ASYNCHRONOUS RECEPTION

TABLE 13-6:	REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 0	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	_	—	TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG	Baud rate	generator	register						xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for asynchronous reception. Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 0	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	-	—	TRMT	TX9D	00001x	00001u
17h, Bank 0	17h, Bank 0 SPBRG Baud rate generator register									xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous master reception.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

ADD	WFC	ADD WRE	ADD WREG and Carry bit to f						
Synt	ax:	[<i>label</i>] A[[label] ADDWFC f,d						
Operands:		0 ≤ f ≤ 255 d ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$						
Ope	ration:	(WREG) +	- (f) + C -	\rightarrow (dest)					
Statu	us Affected:	OV, C, DC	, Z						
Enco	oding:	0001	000d	ffff	ffff				
Description:		Add WREG memory loc placed in W placed in da	ation 'f'. If REG. If 'c	'd' is 0, the	e result is result is				
Word	ds:	1							
Cycl	es:	1							
QC	cle Activity:								
	Q1	Q2	Q3		Q4				
	Decode	Read register 'f'	Execut		rite to tination				
<u>Exar</u>	<u>mple</u> :	ADDWFC	REG	0					
	Before Instru Carry bit REG WREG After Instruct Carry bit REG WREG	= 1 = 0x02 = 0x4D							

ANDLW	And Lite	And Literal with WREG						
Syntax:	[label] A	[<i>label</i>] ANDLW k						
Operands:	$0 \le k \le 25$	$0 \le k \le 255$						
Operation:	(WREG)	.AND. (k) $ ightarrow$	(WREG)					
Status Affected:	Z							
Encoding:	1011	0101 kk	kk kkkk					
Description:			re AND'ed with sult is placed in					
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3	Q4					
Decode	Read literal 'k'	Execute	Write to WREG					
Example:	ANDLW	0x5F						
Before Instru WREG	uction = 0xA3							
After Instruc WREG	tion = 0x03							

ANDWF	AND WRE	EG with	f					
Syntax:	[<i>label</i>] A	NDWF	f,d					
Operands:	$0 \le f \le 255$ $d \in [0,1]$	5						
Operation:	(WREG) .	AND. (f)	\rightarrow (dest))				
Status Affected:	Z							
Encoding:	0000	101d	ffff	ffff				
Description:	The conten register 'f'. in WREG. I back in reg	lf 'd' is 0 f 'd' is 1 t	the result	is stored				
Words:	1							
Cycles:	1	1						
Q Cycle Activity:								
Q1	Q2	Q3	3	Q4				
Decode	Read register 'f'	Execu		Vrite to stination				
Example:	ANDWF	REG, 1						
Before Instru WREG REG After Instruct WREG	= 0x17 = 0xC2							

BCF		Bit Clear	f						
Syntax:		[label] E	BCF f,I	С					
Operand	s:	$0 \le f \le 25$ $0 \le b \le 7$	5						
Operatio	n:	$0 \rightarrow (f < b >$	-)						
Status A	ffected:	None							
Encoding	g:	1000	1bbb	fff	f	ffff			
Descripti	ion:	Bit 'b' in re	gister 'f' is	clear	ed.				
Words:		1							
Cycles:		1	1						
Q Cycle	Activity:								
	Q1	Q2	Q3	8		Q4			
D	ecode	Read register 'f'	Execu	ute		Write gister 'f'			
<u>Example</u>	:	BCF	FLAG_R	EG,	7				
	r Instruct	EG = 0xC7							
		20 - 0,47							

MOVPF	Move p to f						
Syntax:	[<i>label</i>] MOVPF p,f						
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq p \leq 31 \end{array}$						
Operation:	$(p) \rightarrow (f)$						
Status Affected:	Z						
Encoding:	010p pppp ffff ffff						
Description:	Move data from data memory location 'p' to data memory location 'f'. Location 'f' can be anywhere in the 256 byte data space (00h to FFh) while 'p' can be 00h to 1Fh.						
	Either 'p' or 'f' can be WREG (a useful special situation).						
	MOVPF is particularly useful for transfer- ring a peripheral register (e.g. the timer or an I/O port) to a data memory loca- tion. Both 'f' and 'p' can be indirectly addressed.						
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2 Q3 Q4						
Decode	ReadExecuteWriteregister 'p'register 'f'						
Example:	MOVPF REG1, REG2						
Before Instru	iction						
REG1 REG2	= 0x11 = 0x33						
After Instruc REG1 REG2	ion = 0x11 = 0x11						

MO\	/WF	Ν	love WR	EG to f			
Synt	ax:	[/	label]	MOVWF	= f		
Ope	rands:	0	≤ f ≤ 25	5			
Ope	ration:	(\	VREG) ·	\rightarrow (f)			
State	us Affected:	N	one				
Enco	oding:		0000	0001	fff	f	ffff
Des	cription:	Lo		from WR can be a space.		•	
Wor	ds:	1					
Cycl	es:	1					
QC	ycle Activity:						
	Q1		Q2	Q3	3		Q4
	Decode		Read gister 'f'	Execu	ute		Write gister 'f'
<u>Exa</u>	<u>mple</u> :	M	OVWF	REG			
	Before Instru WREG REG	uctio = =	n 0x4F 0xFF				
	After Instruc WREG REG	tion = =	0x4F 0x4F				

NOTES:

16.6 <u>PICDEM-1 Low-Cost PIC16/17</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-16B programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

16.7 <u>PICDEM-2 Low-Cost PIC16CXX</u> Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-16C, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

16.8 <u>PICDEM-3 Low-Cost PIC16CXXX</u> Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals. PICDEM-3 will be available in the 3rd quarter of 1996.

16.9 <u>MPLAB Integrated Development</u> <u>Environment Software</u>

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- A full featured editor
- Three operating modes
 - editor
 - emulator
 - simulator
- A project manager
- Customizable tool bar and key mapping
- A status bar with project information
- Extensive on-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC16/17 tools (automatically updates all project information)
- Debug using:
 - source files
 - absolute listing file
- Transfer data dynamically via DDE (soon to be replaced by OLE)
- Run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

16.10 Assembler (MPASM)

The MPASM Universal Macro Assembler is a PChosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 17-9: USART MODULE: SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



TABLE 17-9: SERIAL PORT SYNCHRONOUS TRANSMISSION REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE) Clock high to data out valid		_	65	ns	
121	TckRF	Clock out rise time and fall time (Master Mode)	_	10	35	ns	
122	TdtRF	Data out rise time and fall time		10	35	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 17-10: USART MODULE: SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



TABLE 17-10: SERIAL PORT SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data hold before CK↓ (DT hold time)	15	_	_	ns	
126	TckL2dtl	Data hold after CK \downarrow (DT hold time)	15	—		ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices	42	R42	42A	43	R43	44

			Standard Operating Conditions (unless otherwise stated) Operating temperature					
			_				≤ +40°C	
			Operating v	oltage VD	D range a	as desc	ribed in Section 19.1	
Parameter								
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions	
		Internal Program Memory Programming Specs (Note 4)						
D110	VPP	Voltage on MCLR/VPP pin	12.75	_	13.25	V	Note 5	
D111	Vddp	Supply voltage during	4.75	5.0	5.25	V		
D112	IPP	Current into MCLR/VPP pin	_	25 ‡	50 ‡	mA		
D113	Iddp	Supply current during programming	-	-	30 ‡	mA		
D114	TPROG	Programming pulse width	10	100	1000	μs	Terminated via internal/ external interrupt or a rese	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Note: When using the Table Write for internal programming, the device temperature must be less than 40°C.

Applicable Devices 42 R42 42A 43 R43 44









21.0 PACKAGING INFORMATION

21.1 40-Lead Ceramic CERDIP Dual In-line, and CERDIP Dual In-line with Window (600 mil)



Package Group: Ceramic CERDIP Dual In-Line (CDP)									
	Millimeters Inches								
Symbol	Min	Мах	Notes	Min	Мах	Notes			
α	0°	10°		0°	10°				
А	4.318	5.715		0.170	0.225				
A1	0.381	1.778		0.015	0.070				
A2	3.810	4.699		0.150	0.185				
A3	3.810	4.445		0.150	0.175				
В	0.355	0.585		0.014	0.023				
B1	1.270	1.651	Typical	0.050	0.065	Typical			
С	0.203	0.381	Typical	0.008	0.015	Typical			
D	51.435	52.705		2.025	2.075				
D1	48.260	48.260	Reference	1.900	1.900	Reference			
E	15.240	15.875		0.600	0.625				
E1	12.954	15.240		0.510	0.600				
e1	2.540	2.540	Reference	0.100	0.100	Reference			
eA	14.986	16.002	Typical	0.590	0.630	Typical			
eB	15.240	18.034		0.600	0.710				
L	3.175	3.810		0.125	0.150				
Ν	40	40		40	40				
S	1.016	2.286		0.040	0.090				
S1	0.381	1.778		0.015	0.070				

© 1996 Microchip Technology Inc.

APPENDIX A: MODIFICATIONS

The following is the list of modifications over the PIC16CXX microcontroller family:

- Instruction word length is increased to 16-bit. This allows larger page sizes both in program memory (8 Kwords verses 2 Kwords) and register file (256 bytes versus 128 bytes).
- 2. Four modes of operation: microcontroller, protected microcontroller, extended microcontroller, and microprocessor.
- 22 new instructions. The MOVF, TRIS and OPTION instructions have been removed.
- 4. 4 new instructions for transferring data between data memory and program memory. This can be used to "self program" the EPROM program memory.
- Single cycle data memory to data memory transfers possible (MOVPF and MOVFP instructions). These instructions do not affect the Working register (WREG).
- 6. W register (WREG) is now directly addressable.
- 7. A PC high latch register (PCLATH) is extended to 8-bits. The PCLATCH register is now both readable and writable.
- 8. Data memory paging is redefined slightly.
- 9. DDR registers replaces function of TRIS registers.
- 10. Multiple Interrupt vectors added. This can decrease the latency for servicing the interrupt.
- 11. Stack size is increased to 16 deep.
- 12. BSR register for data memory paging.
- 13. Wake up from SLEEP operates slightly differently.
- 14. The Oscillator Start-Up Timer (OST) and Power-Up Timer (PWRT) operate in parallel and not in series.
- 15. PORTB interrupt on change feature works on all eight port pins.
- 16. TMR0 is 16-bit plus 8-bit prescaler.
- 17. Second indirect addressing register added (FSR1 and FSR2). Configuration bits can select the FSR registers to auto-increment, auto-decrement, remain unchanged after an indirect address.
- 18. Hardware multiplier added (8 x 8 \rightarrow 16-bit) (PIC17C43 and PIC17C44 only).
- 19. Peripheral modules operate slightly differently.
- 20. Oscillator modes slightly redefined.
- 21. Control/Status bits and registers have been placed in different registers and the control bit for globally enabling interrupts has inverse polarity.
- 22. Addition of a test mode pin.
- 23. In-circuit serial programming is not implemented.

APPENDIX B: COMPATIBILITY

To convert code written for PIC16CXX to PIC17CXX, the user should take the following steps:

- 1. Remove any TRIS and OPTION instructions, and implement the equivalent code.
- 2. Separate the interrupt service routine into its four vectors.
- 3. Replace:

4.

<pre>MOVF REG1, W with: MOVFP REG1, WREG Replace: MOVF REG1, W MOVWF REG2 with: MOVPF REG1, REG2 ; Addr(REG1)<20h or MOVFP REG1, REG2 ; Addr(REG2)<20h</pre>			
MOVFP REG1, WREG Replace: MOVF REG1, W MOVWF REG2 with: MOVPF REG1, REG2 ; Addr(REG1)<20h or	MOVF	REG1,	W
Replace: MOVF REG1, W MOVWF REG2 with: MOVPF REG1, REG2 ; Addr(REG1)<20h or	with:		
MOVF REG1, W MOVWF REG2 with: MOVPF REG1, REG2 ; Addr(REG1)<20h Or	MOVFP	REG1,	WREG
MOVWF REG2 with: MOVPF REG1, REG2 ; Addr(REG1)<20h Or	Replace:		
with: MOVPF REG1, REG2 ; Addr(REG1)<20h or	MOVF	REG1,	W
MOVPF REG1, REG2 ; Addr(REG1)<20h or	MOVWF	REG2	
or	with:		
	MOVPF	REG1,	REG2 ; Addr(REG1)<20h
MOVFP REG1, REG2 ; Addr(REG2)<20h	or		
	MOVFP	REG1,	REG2 ; Addr(REG2)<20h

Note: If REG1 and REG2 are both at addresses greater then 20h, two instructions are required. MOVFP REG1, WREG ; MOVPF WREG, REG2 ;

- 5. Ensure that all bit names and register names are updated to new data memory map location.
- 6. Verify data memory banking.
- 7. Verify mode of operation for indirect addressing.
- 8. Verify peripheral routines for compatibility.
- 9. Weak pull-ups are enabled on reset.

To convert code from the PIC17C42 to all the other PIC17C4X devices, the user should take the following steps.

- 1. If the hardware multiply is to be used, ensure that any variables at address 18h and 19h are moved to another address.
- 2. Ensure that the upper nibble of the BSR was not written with a non-zero value. This may cause unexpected operation since the RAM bank is no longer 0.
- 3. The disabling of global interrupts has been enhanced so there is no additional testing of the GLINTD bit after a BSF CPUSTA, GLINTD instruction.

^{© 1996} Microchip Technology Inc.

APPENDIX E: PIC16/17 MICROCONTROLLERS

E.1 PIC14000 Devices



© 1996 Microchip Technology Inc.

E.6 **PIC16C8X Family of Devices**



÷ Note

Figure 6-12:	Program Counter using The CALL and
Figure 6-13:	GOTO Instructions
Figure 7-1:	TLWT Instruction Operation43
Figure 7-2:	TABLWT Instruction Operation
Figure 7-3:	TLRD Instruction Operation
Figure 7-4:	TABLRD Instruction Operation
Figure 7-5:	TABLWT Write Timing
Figure 7-6:	(External Memory) 46 Consecutive TABLWT Write Timing
	(External Memory)47
Figure 7-7:	TABLRD Timing48
Figure 7-8:	TABLRD Timing (Consecutive TABLRD
0	Instructions)
Figure 9-1:	RA0 and RA1 Block Diagram53
Figure 9-2:	RA2 and RA3 Block Diagram
Figure 9-3:	RA4 and RA5 Block Diagram54
Figure 9-4:	Block Diagram of RB<7:4> and RB<1:0> Port Pins
Figure 9-5:	Block Diagram of RB3 and RB2 Port Pins56
0	
Figure 9-6:	Block Diagram of RC<7:0> Port Pins
Figure 9-7:	PORTD Block Diagram
	(in I/O Port Mode)60
Figure 9-8:	PORTE Block Diagram
	(in I/O Port Mode)
Figure 9-9:	Successive I/O Operation
Figure 11-1:	T0STA Register (Address: 05h,
rigulo II I.	Unbanked)
Figure 11-2:	Timer0 Module Block Diagram
0	
Figure 11-3:	TMR0 Timing with External Clock
	(Increment on Falling Edge)
Figure 11-4:	TMR0 Timing: Write High or Low Byte 69
Figure 11-5:	TMR0 Read/Write in Timer Mode70
Figure 12-1:	TCON1 Register (Address: 16h, Bank 3) 71
Figure 12-2:	TCON2 Register (Address: 17h, Bank 3) 72
Figure 12-3:	
Figure 12-3:	Timer1 and Timer2 in Two 8-bit
Ū.	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode73
Figure 12-3: Figure 12-4:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode73 TMR1 and TMR2 in 16-bit Timer/Counter
Figure 12-4:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode73 TMR1 and TMR2 in 16-bit Timer/Counter Mode74
Figure 12-4: Figure 12-5:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode73 TMR1 and TMR2 in 16-bit Timer/Counter Mode74 Simplified PWM Block Diagram75
Figure 12-4: Figure 12-5: Figure 12-6:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode73 TMR1 and TMR2 in 16-bit Timer/Counter Mode74 Simplified PWM Block Diagram75 PWM Output75
Figure 12-4: Figure 12-5:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode73 TMR1 and TMR2 in 16-bit Timer/Counter Mode74 Simplified PWM Block Diagram75 PWM Output75 Timer3 with One Capture and One
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode73 TMR1 and TMR2 in 16-bit Timer/Counter Mode74 Simplified PWM Block Diagram75 PWM Output75 Timer3 with One Capture and One Period Register Block Diagram78
Figure 12-4: Figure 12-5: Figure 12-6:	Timer1 and Timer2 in Two 8-bitTimer/Counter Mode73TMR1 and TMR2 in 16-bit Timer/CounterModeMode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture Registers
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One 78 Period Register Block Diagram 78 Timer3 with Two Capture Registers 8 Block Diagram 79
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7:	Timer1 and Timer2 in Two 8-bitTimer/Counter Mode73TMR1 and TMR2 in 16-bit Timer/CounterModeMode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation in
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One 78 Period Register Block Diagram 78 Timer3 with Two Capture Registers 80 Block Diagram 79 TMR1, TMR2, and TMR3 Operation in 80
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8:	Timer1 and Timer2 in Two 8-bitTimer/Counter Mode73TMR1 and TMR2 in 16-bit Timer/CounterModeMode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation in
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode 73 TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One 78 Period Register Block Diagram 78 Timer3 with Two Capture Registers 80 Block Diagram 79 TMR1, TMR2, and TMR3 Operation in 80 TMR1, TMR2, and TMR3 Operation in 81
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One 78 Period Register Block Diagram 78 Timer3 with Two Capture Registers 80 Block Diagram 79 TMR1, TMR2, and TMR3 Operation in 80 TMR1, TMR2, and TMR3 Operation in 80
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode 73 TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One 78 Period Register Block Diagram 78 Timer3 with Two Capture Registers 80 Block Diagram 79 TMR1, TMR2, and TMR3 Operation in 80 TMR1, TMR2, and TMR3 Operation in 81 Timer Mode 81 TXSTA Register (Address: 15h, Bank 0) 83
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode 73 TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One 78 Period Register Block Diagram 78 Timer3 with Two Capture Registers 80 Block Diagram 79 TMR1, TMR2, and TMR3 Operation in 80 External Clock Mode 80 TMR1, TMR2, and TMR3 Operation in 81 TXSTA Register (Address: 15h, Bank 0) 83 RCSTA Register (Address: 13h, Bank 0) 84
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode 73 TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One 78 Period Register Block Diagram 78 Timer3 with Two Capture Registers 80 Block Diagram 79 TMR1, TMR2, and TMR3 Operation in 80 Timer Mode 81 TXSTA Register (Address: 15h, Bank 0) 83 RCSTA Register (Address: 13h, Bank 0) 84 USART Transmit 85
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode 73 TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One 78 Period Register Block Diagram 78 Timer3 with Two Capture Registers 80 Block Diagram 79 TMR1, TMR2, and TMR3 Operation in 80 External Clock Mode 80 TMR1, TMR2, and TMR3 Operation in 11 Timer Mode 81 TXSTA Register (Address: 15h, Bank 0) 83 RCSTA Register (Address: 13h, Bank 0) 84 USART Transmit 85
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode 73 TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One 78 Period Register Block Diagram 78 Timer3 with Two Capture Registers 80 Block Diagram 79 TMR1, TMR2, and TMR3 Operation in 80 External Clock Mode 80 TMR1, TMR2, and TMR3 Operation in 81 TXSTA Register (Address: 15h, Bank 0) 83 RCSTA Register (Address: 13h, Bank 0) 84 USART Transmit 85 USART Receive 85 Asynchronous Master Transmission 90
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode 73 TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One 78 Period Register Block Diagram 78 Timer3 with Two Capture Registers 80 Block Diagram 79 TMR1, TMR2, and TMR3 Operation in 80 External Clock Mode 80 TMR1, TMR2, and TMR3 Operation in 81 TXSTA Register (Address: 15h, Bank 0) 83 RCSTA Register (Address: 13h, Bank 0) 84 USART Transmit 85 USART Receive 85 Asynchronous Master Transmission 90
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-6:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode 73 TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One 78 Period Register Block Diagram 78 Timer3 with Two Capture Registers 80 Block Diagram 79 TMR1, TMR2, and TMR3 Operation in 80 External Clock Mode 80 TMR1, TMR2, and TMR3 Operation in 81 TXSTA Register (Address: 15h, Bank 0) 83 RCSTA Register (Address: 13h, Bank 0) 84 USART Transmit 85 USART Receive 85 Asynchronous Master Transmission 90 Asynchronous Master Transmission 90
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-5: Figure 13-6: Figure 13-7:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode 73 TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One 78 Period Register Block Diagram 78 Timer3 with Two Capture Registers 81 Block Diagram 79 TMR1, TMR2, and TMR3 Operation in 81 TXSTA Register (Address: 15h, Bank 0) 83 RCSTA Register (Address: 13h, Bank 0) 84 USART Transmit 85 USART Receive 85 Asynchronous Master Transmission 90 Asynchronous Master Transmission 90 RX Pin Sampling Scheme 91
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-6: Figure 13-7: Figure 13-8:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode 73 TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One 78 Period Register Block Diagram 78 Timer3 with Two Capture Registers 80 Block Diagram 79 TMR1, TMR2, and TMR3 Operation in 80 Timer Mode 81 TXSTA Register (Address: 15h, Bank 0) 84 USART Transmit 85 USART Receive 85 Asynchronous Master Transmission 90 Asynchronous Master Transmission 90 RX Pin Sampling Scheme 91 Asynchronous Reception 92
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-5: Figure 13-6: Figure 13-7:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode 73 TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One 78 Period Register Block Diagram 78 Timer3 with Two Capture Registers 80 Block Diagram 79 TMR1, TMR2, and TMR3 Operation in 80 TXR1, TMR2, and TMR3 Operation in 81 TXSTA Register (Address: 15h, Bank 0) 84 USART Transmit 85 USART Receive 85 Asynchronous Master Transmission 90 Ray Pin Sampling Scheme 91 Asynchronous Reception 92 Synchronous Transmission 94
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-6: Figure 13-7: Figure 13-8:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode 73 TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One 78 Period Register Block Diagram 78 Timer3 with Two Capture Registers 80 Block Diagram 79 TMR1, TMR2, and TMR3 Operation in 80 TXR1, TMR2, and TMR3 Operation in 81 TXSTA Register (Address: 15h, Bank 0) 84 USART Transmit 85 USART Receive 85 Asynchronous Master Transmission 90 Ray Pin Sampling Scheme 91 Asynchronous Reception 92 Synchronous Transmission 94
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode 73 TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One Period Register Block Diagram Period Register Block Diagram 78 Timer3 with Two Capture Registers Block Diagram Block Diagram 79 TMR1, TMR2, and TMR3 Operation in External Clock Mode Timer Mode 81 TXSTA Register (Address: 15h, Bank 0) 83 RCSTA Register (Address: 13h, Bank 0) 84 USART Transmit 85 USART Receive 85 Asynchronous Master Transmission 90 Asynchronous Master Transmission 90 RX Pin Sampling Scheme 91 Asynchronous Reception 92 Synchronous Transmission 94 Synchronous Transmission 94
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-9: Figure 12-9: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9: Figure 13-10:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode 73 TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One Period Register Block Diagram Period Register Block Diagram 78 Timer3 with Two Capture Registers Block Diagram Block Diagram 79 TMR1, TMR2, and TMR3 Operation in External Clock Mode Timer Mode 81 TXSTA Register (Address: 15h, Bank 0) 83 RCSTA Register (Address: 15h, Bank 0) 84 USART Transmit 85 USART Receive 85 Asynchronous Master Transmission 90 RX Pin Sampling Scheme 91 Asynchronous Transmission 94 Synchronous Transmission 94
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode 73 TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One Period Register Block Diagram Period Register Block Diagram 78 Timer3 with Two Capture Registers Block Diagram Block Diagram 79 TMR1, TMR2, and TMR3 Operation in External Clock Mode Timer Mode 81 TXSTA Register (Address: 15h, Bank 0) 83 RCSTA Register (Address: 13h, Bank 0) 84 USART Transmit 85 USART Receive 85 Asynchronous Master Transmission 90 RX Pin Sampling Scheme 91 Asynchronous Reception 92 Synchronous Transmission 94 Synchronous Reception (Master Mode, 94
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-9: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9: Figure 13-10: Figure 13-11:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode 73 TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One Period Register Block Diagram Period Register Block Diagram 78 Timer3 with Two Capture Registers Block Diagram Block Diagram 79 TMR1, TMR2, and TMR3 Operation in External Clock Mode External Clock Mode 80 TMR1, TMR2, and TMR3 Operation in Timer Mode Timer Mode 81 TXSTA Register (Address: 15h, Bank 0) 83 RCSTA Register (Address: 15h, Bank 0) 84 USART Transmit. 85 USART Receive 85 Asynchronous Master Transmission 90 RX Pin Sampling Scheme 91 Asynchronous Reception 92 Synchronous Transmission 94 Synchronous Reception (Master Mode, SREN) SREN) 95
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9: Figure 13-10: Figure 13-11: Figure 14-1:	Timer1 and Timer2 in Two 8-bitTimer/Counter Mode73TMR1 and TMR2 in 16-bit Timer/CounterMode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation inExternal Clock Mode80TMR1, TMR2, and TMR3 Operation inTimer Mode81TXSTA Register (Address: 15h, Bank 0)83RCSTA Register (Address: 15h, Bank 0)84USART Transmit.85USART Receive85Asynchronous Master Transmission90RX Pin Sampling Scheme91Asynchronous Transmission94Synchronous Reception94Synchronous Reception (Master Mode, SREN)95Configuration Word99
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-9: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9: Figure 13-10: Figure 13-11:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode 73 TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One Period Register Block Diagram Period Register Block Diagram 78 Timer3 with Two Capture Registers Block Diagram Block Diagram 79 TMR1, TMR2, and TMR3 Operation in External Clock Mode External Clock Mode 80 TMR1, TMR2, and TMR3 Operation in Timer Mode Timer Mode 81 TXSTA Register (Address: 15h, Bank 0) 83 RCSTA Register (Address: 15h, Bank 0) 84 USART Transmit. 85 USART Receive 85 Asynchronous Master Transmission 90 RX Pin Sampling Scheme 91 Asynchronous Reception 92 Synchronous Transmission 94 Synchronous Reception (Master Mode, SREN) SREN) 95

Figure 14-3:	Crystal Operation, Overtone Crystals	
	(XT OSC Configuration)	101
Figure 14-4:	External Clock Input Operation	
	(EC OSC Configuration)	101
Figure 14-5:	External Parallel Resonant Crystal	
	Oscillator Circuit	102
Figure 14-6:	External Series Resonant Crystal	
	Oscillator Circuit	102
Figure 14-7:	RC Oscillator Mode	
Figure 14-8:	Watchdog Timer Block Diagram	104
Figure 14-9:	Wake-up From Sleep Through Interrupt	105
Figure 15-1:	General Format for Instructions	108
Figure 15-2:	Q Cycle Activity	
Figure 17-1:	Parameter Measurement Information	
Figure 17-2:	External Clock Timing	155
Figure 17-3:	CLKOUT and I/O Timing	
Figure 17-4:	Reset, Watchdog Timer,	
i igui e i i ii	Oscillator Start-Up Timer and	
	Power-Up Timer Timing	157
Figure 17-5:	Timer0 Clock Timings	
Figure 17-6:	Timer1, Timer2, And Timer3 Clock	100
Figure 17-0.	Timings	150
Figure 17-7:	Capture Timings	
Figure 17-8:	PWM Timings	159
Figure 17-9:	USART Module: Synchronous	
	Transmission (Master/Slave) Timing	160
Figure 17-10	,	
	(Master/Slave) Timing	
Figure 17-11		
Figure 17-12	: Memory Interface Read Timing	162
Figure 18-1:	Typical RC Oscillator Frequency	
	vs. Temperature	163
Figure 18-2:	Typical RC Oscillator Frequency	
-	vs. VDD	164
Figure 18-3:	Typical RC Oscillator Frequency	
J	vs. VDD	164
Figure 18-4:	Typical RC Oscillator Frequency	
J	vs. VDD	165
Figure 18-5:	Transconductance (gm) of LF Oscillator	
	vs. VDD	166
Figure 18-6:	Transconductance (gm) of XT Oscillator	
rigulo lo o.	vs. VDD	166
Figure 18-7:	Typical IDD vs. Frequency (External	100
riguie 10-7.	Clock 25°C)	167
Figure 10 9	Maximum IDD vs. Frequency (External	107
Figure 18-8:		167
Einung 40 0	Clock 125°C to -40°C)	107
Figure 18-9:	Typical IPD vs. VDD Watchdog	400
- : 40.40	Disabled 25°C	168
Figure 18-10		
	Disabled	168
Figure 18-11		
	Enabled 25°C	169
Figure 18-12	: Maximum IPD vs. VDD Watchdog	
	Enabled	
Figure 18-13	: WDT Timer Time-Out Period vs. VDD	170
Figure 18-14	: IOH vs. VOH, VDD = 3V	170
Figure 18-15	: IOH vs. VOH, VDD = 5V	171
Figure 18-16		
Figure 18-17		
Figure 18-18		-
3	I/O Pins (TTL) vs. VDD	172
Figure 18-19		
i iguio 10-19	VDD	172
Figure 18-20		115
- igure 10-20		172
Figure 10.4	Input (In XT and LF Modes) vs. VDD	
Figure 19-1:	Parameter Measurement Information	103

ON-LINE SUPPORT

Microchip provides two methods of on-line support. These are the Microchip BBS and the Microchip World Wide Web (WWW) site.

Use Microchip's Bulletin Board Service (BBS) to get current information and help about Microchip products. Microchip provides the BBS communication channel for you to use in extending your technical staff with microcontroller and memory experts.

To provide you with the most responsive service possible, the Microchip systems team monitors the BBS, posts the latest component data and software tool updates, provides technical help and embedded systems insights, and discusses how Microchip products provide project solutions.

The web site, like the BBS, is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp.mchip.com/biz/mchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products

Connecting to the Microchip BBS

Connect worldwide to the Microchip BBS using either the Internet or the CompuServe[®] communications network.

Internet:

You can telnet or ftp to the Microchip BBS at the address:

mchipbbs.microchip.com

CompuServe Communications Network:

When using the BBS via the Compuserve Network, in most cases, a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS. There is no charge for connecting to the Microchip BBS. The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allow multiple users various baud rates depending on the local point of access.

The following connect procedure applies in most locations.

- 1. Set your modem to 8-bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- 3. Depress the <Enter> key and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- 4. Type +, depress the <Enter> key and "Host Name:" will appear.
- 5. Type MCHIPBBS, depress the <Enter> key and you will be connected to the Microchip BBS.

In the United States, to find the CompuServe phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with "Host Name:", type NETWORK, depress the <Enter> key and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 723-1550 for your local CompuServe number.

Microchip regularly uses the Microchip BBS to distribute technical information, application notes, source code, errata sheets, bug reports, and interim patches for Microchip systems software products. For each SIG, a moderator monitors, scans, and approves or disapproves files submitted to the SIG. No executable files are accepted from the user community in general to limit the spread of computer viruses.

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

960513

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. FlexROM, MPLAB and fuzzyLAB, are trademarks and SQTP is a service mark of Microchip in the U.S.A.

fuzzyTECH is a registered trademark of Inform Software Corporation. IBM, IBM PC-AT are registered trademarks of International Business Machines Corp. Pentium is a trademark of Intel Corporation. Windows is a trademark and MS-DOS, Microsoft Windows are registered trademarks of Microsoft Corporation. CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

^{© 1996} Microchip Technology Inc.

PIC17C4X Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NO. – XX X /XX XXX		Examples
Pattern:	QTP, SQTP, ROM Code (factory specified) or Special Requirements. Blank for OTP and Windowed devices	a) PIC17C42 – 16/P Commercial Temp., PDIP package,
Package:	P = PDIP JW = Windowed CERDIP P = PDIP (600 mil) PQ = MQFP PT = TQFP L = PLCC	16 MHZ, normal VDD limits b) PIC17LC44 – 08/PT Commercial Temp., TQFP package,
Temperature Range:	$\begin{array}{rcl} - & = 0 \ ^{\circ}C \ \text{to} \ +70 \ ^{\circ}C \\ \text{I} & = -40 \ ^{\circ}C \ \text{to} \ +85 \ ^{\circ}C \end{array}$	8MHz, extended VDD limits
Frequency Range:	08 = 8 MHz 16 = 16 MHz 25 = 25 Mhz 33 = 33 Mhz	c) PIC17C43 – 25I/P Industrial Temp., PDIP package,
Device:	PIC17C44 : Standard Vdd range PIC17C44T : (Tape and Reel) PIC17LC44 : Extended Vdd range	25 MHz, normal VDD limits

Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office (see below)

2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277

3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.

^{© 1996} Microchip Technology Inc.