



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 33MHz |
| Connectivity | UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 33 |
| Program Memory Size | 4KB (2K x 16) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 232 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 6V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-LCC (J-Lead) |
| Supplier Device Package | 44-PLCC (16.59x16.59) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic17c42a-33e-l |

Table of Contents

1.0 Overview 5

2.0 PIC17C4X Device Varieties 7

3.0 Architectural Overview 9

4.0 Reset 15

5.0 Interrupts 21

6.0 Memory Organization 29

7.0 Table Reads and Table Writes 43

8.0 Hardware Multiplier 49

9.0 I/O Ports 53

10.0 Overview of Timer Resources 65

11.0 Timer0 67

12.0 Timer1, Timer2, Timer3, PWMs and Captures 71

13.0 Universal Synchronous Asynchronous Receiver Transmitter (USART) Module 83

14.0 Special Features of the CPU 99

15.0 Instruction Set Summary 107

16.0 Development Support 143

17.0 PIC17C42 Electrical Characteristics 147

18.0 PIC17C42 DC and AC Characteristics 163

19.0 PIC17CR42/42A/43/R43/44 Electrical Characteristics 175

20.0 PIC17CR42/42A/43/R43/44 DC and AC Characteristics 193

21.0 Packaging Information 205

Appendix A: Modifications 211

Appendix B: Compatibility 211

Appendix C: What's New 212

Appendix D: What's Changed 212

Appendix E: PIC16/17 Microcontrollers 213

Appendix F: Errata for PIC17C42 Silicon 223

Index 226

PIC17C4X Product Identification System 237

For register and module descriptions in this data sheet, device legends show which devices apply to those sections. For example, the legend below shows that some features of only the PIC17C43, PIC17CR43, PIC17C44 are described in this section.

| Applicable Devices | | | | |
|--------------------|-----|-----|----|--------|
| 42 | R42 | 42A | 43 | R43 44 |

To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error from the previous version of the PIC17C4X Data Sheet (Literature Number DS30412B), please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

To assist you in the use of this document, Appendix C contains a list of new information in this data sheet, while Appendix D contains information that has changed

PIC17C4X

TABLE 3-1: PINOUT DESCRIPTIONS

| Name | DIP No. | PLCC No. | QFP No. | I/O/P Type | Buffer Type | Description |
|-------------|---------|----------|---------|------------|-------------|--|
| OSC1/CLKIN | 19 | 21 | 37 | I | ST | Oscillator input in crystal/resonator or RC oscillator mode. External clock input in external clock mode. |
| OSC2/CLKOUT | 20 | 22 | 38 | O | — | Oscillator output. Connects to crystal or resonator in crystal oscillator mode. In RC oscillator or external clock modes OSC2 pin outputs CLKOUT which has one fourth the frequency of OSC1 and denotes the instruction cycle rate. |
| MCLR/VPP | 32 | 35 | 7 | I/P | ST | Master clear (reset) input/Programming Voltage (VPP) input. This is the active low reset input to the chip. |
| RA0/INT | 26 | 28 | 44 | I | ST | <p>PORTA is a bi-directional I/O Port except for RA0 and RA1 which are input only.</p> <p>RA0/INT can also be selected as an external interrupt input. Interrupt can be configured to be on positive or negative edge.</p> <p>RA1/T0CKI can also be selected as an external interrupt input, and the interrupt can be configured to be on positive or negative edge. RA1/T0CKI can also be selected to be the clock input to the Timer0 timer/counter.</p> <p>High voltage, high current, open drain input/output port pins.</p> <p>High voltage, high current, open drain input/output port pins.</p> <p>RA4/RX/DT can also be selected as the USART (SCI) Asynchronous Receive or USART (SCI) Synchronous Data.</p> <p>RA5/TX/CK can also be selected as the USART (SCI) Asynchronous Transmit or USART (SCI) Synchronous Clock.</p> |
| RA1/T0CKI | 25 | 27 | 43 | I | ST | |
| RA2 | 24 | 26 | 42 | I/O | ST | |
| RA3 | 23 | 25 | 41 | I/O | ST | |
| RA4/RX/DT | 22 | 24 | 40 | I/O | ST | |
| RA5/TX/CK | 21 | 23 | 39 | I/O | ST | |
| RB0/CAP1 | 11 | 13 | 29 | I/O | ST | <p>PORTB is a bi-directional I/O Port with software configurable weak pull-ups.</p> <p>RB0/CAP1 can also be the CAP1 input pin.</p> <p>RB1/CAP2 can also be the CAP2 input pin.</p> <p>RB2/PWM1 can also be the PWM1 output pin.</p> <p>RB3/PWM2 can also be the PWM2 output pin.</p> <p>RB4/TCLK12 can also be the external clock input to Timer1 and Timer2.</p> <p>RB5/TCLK3 can also be the external clock input to Timer3.</p> |
| RB1/CAP2 | 12 | 14 | 30 | I/O | ST | |
| RB2/PWM1 | 13 | 15 | 31 | I/O | ST | |
| RB3/PWM2 | 14 | 16 | 32 | I/O | ST | |
| RB4/TCLK12 | 15 | 17 | 33 | I/O | ST | |
| RB5/TCLK3 | 16 | 18 | 34 | I/O | ST | |
| RB6 | 17 | 19 | 35 | I/O | ST | |
| RB7 | 18 | 20 | 36 | I/O | ST | |
| RC0/AD0 | 2 | 3 | 19 | I/O | TTL | <p>PORTC is a bi-directional I/O Port.</p> <p>This is also the lower half of the 16-bit wide system bus in microprocessor mode or extended microcontroller mode. In multiplexed system bus configuration, these pins are address output as well as data input or output.</p> |
| RC1/AD1 | 3 | 4 | 20 | I/O | TTL | |
| RC2/AD2 | 4 | 5 | 21 | I/O | TTL | |
| RC3/AD3 | 5 | 6 | 22 | I/O | TTL | |
| RC4/AD4 | 6 | 7 | 23 | I/O | TTL | |
| RC5/AD5 | 7 | 8 | 24 | I/O | TTL | |
| RC6/AD6 | 8 | 9 | 25 | I/O | TTL | |
| RC7/AD7 | 9 | 10 | 26 | I/O | TTL | |

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input; ST = Schmitt Trigger input.

5.5 RA0/INT Interrupt

The external interrupt on the RA0/INT pin is edge triggered. Either the rising edge, if INTEDG bit (T0STA<7>) is set, or the falling edge, if INTEDG bit is clear. When a valid edge appears on the RA0/INT pin, the INTF bit (INTSTA<4>) is set. This interrupt can be disabled by clearing the INTE control bit (INTSTA<0>). The INT interrupt can wake the processor from SLEEP. See Section 14.4 for details on SLEEP operation.

5.6 TMR0 Interrupt

An overflow (FFFFh → 0000h) in TMR0 will set the T0IF (INTSTA<5>) bit. The interrupt can be enabled/disabled by setting/clearing the T0IE control bit (INTSTA<1>). For operation of the Timer0 module, see Section 11.0.


5.7 T0CKI Interrupt

The external interrupt on the RA1/T0CKI pin is edge triggered. Either the rising edge, if the T0SE bit (T0STA<6>) is set, or the falling edge, if the T0SE bit is clear. When a valid edge appears on the RA1/T0CKI pin, the T0CKIF bit (INTSTA<6>) is set. This interrupt can be disabled by clearing the T0CKIE control bit (INTSTA<2>). The T0CKI interrupt can wake up the processor from SLEEP. See Section 14.4 for details on SLEEP operation.

5.8 Peripheral Interrupt

The peripheral interrupt flag indicates that at least one of the peripheral interrupts occurred (PEIF is set). The PEIF bit is a read only bit, and is a bit wise OR of all the flag bits in the PIR register AND'ed with the corresponding enable bits in the PIE register. Some of the peripheral interrupts can wake the processor from SLEEP. See Section 14.4 for details on SLEEP operation.

FIGURE 5-5: INT PIN / T0CKI PIN INTERRUPT TIMING



6.7 Program Counter Module

The Program Counter (PC) is a 16-bit register. PCL, the low byte of the PC, is mapped in the data memory. PCL is readable and writable just as is any other register. PCH is the high byte of the PC and is not directly addressable. Since PCH is not mapped in data or program memory, an 8-bit register PCLATH (PC high latch) is used as a holding latch for the high byte of the PC. PCLATH is mapped into data memory. The user can read or write PCH through PCLATH.

The 16-bit wide PC is incremented after each instruction fetch during Q1 unless:

- Modified by GOTO, CALL, LCALL, RETURN, RETLW, or RETFIE instruction
- Modified by an interrupt response
- Due to destination write to PCL by an instruction

“Skips” are equivalent to a forced NOP cycle at the skipped address.

Figure 6-11 and Figure 6-12 show the operation of the program counter for various situations.

FIGURE 6-11: PROGRAM COUNTER OPERATION





FIGURE 6-12: PROGRAM COUNTER USING THE CALL AND GOTO INSTRUCTIONS



Using Figure 6-11, the operations of the PC and PCLATH for different instructions are as follows:

- LCALL instructions:**
An 8-bit destination address is provided in the instruction (opcode). PCLATH is unchanged.
PCLATH → PCH
Opcode<7:0> → PCL
- Read instructions on PCL:**
Any instruction that reads PCL.
PCL → data bus → ALU or destination
PCH → PCLATH
- Write instructions on PCL:**
Any instruction that writes to PCL.
8-bit data → data bus → PCL
PCLATH → PCH
- Read-Modify-Write instructions on PCL:**
Any instruction that does a read-write-modify operation on PCL, such as ADDWF PCL.
Read: PCL → data bus → ALU
Write: 8-bit result → data bus → PCL
PCLATH → PCH
- RETURN instruction:**
PCH → PCLATH
Stack<MRU> → PC<15:0>

Using Figure 6-12, the operation of the PC and PCLATH for GOTO and CALL instructions is as follows:

CALL, GOTO instructions:

A 13-bit destination address is provided in the instruction (opcode).

Opcode<12:0> → PC <12:0>

PC<15:13> → PCLATH<7:5>

Opcode<12:8> → PCLATH <4:0>

The read-modify-write only affects the PCL with the result. PCH is loaded with the value in the PCLATH. For example, ADDWF PCL will result in a jump within the current page. If PC = 03F0h, WREG = 30h and PCLATH = 03h before instruction, PC = 0320h after the instruction. To accomplish a true 16-bit computed jump, the user needs to compute the 16-bit destination address, write the high byte to PCLATH and then write the low value to PCL.

The following PC related operations do not change PCLATH:

- LCALL, RETLW, and RETFIE instructions.
- Interrupt vector is forced onto the PC.
- Read-modify-write instructions on PCL (e.g. BSF PCL).

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in 4 registers RES3:RES0.

EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

$$\begin{aligned}
 \text{RES3:RES0} &= \text{ARG1H:ARG1L} * \text{ARG2H:ARG2L} \\
 &= (\text{ARG1H} * \text{ARG2H} * 2^{16}) + \\
 &\quad (\text{ARG1H} * \text{ARG2L} * 2^8) + \\
 &\quad (\text{ARG1L} * \text{ARG2H} * 2^8) + \\
 &\quad (\text{ARG1L} * \text{ARG2L})
 \end{aligned}$$

EXAMPLE 8-3: 16 x 16 MULTIPLY ROUTINE

```

MOVFP    ARG1L, WREG
MULWF    ARG2L          ; ARG1L * ARG2L ->
                        ;   PRODH:PRODL

MOVFP    PRODH, RES1 ;
MOVFP    PRODL, RES0 ;

;

MOVFP    ARG1H, WREG
MULWF    ARG2H          ; ARG1H * ARG2H ->
                        ;   PRODH:PRODL

MOVFP    PRODH, RES3 ;
MOVFP    PRODL, RES2 ;

;

MOVFP    ARG1L, WREG
MULWF    ARG2H          ; ARG1L * ARG2H ->
                        ;   PRODH:PRODL

MOVFP    PRODL, WREG ;
ADDWF    RES1, F        ; Add cross
MOVFP    PRODH, WREG ;   products
ADDWFC   RES2, F        ;
CLRf     WREG, F        ;
ADDWFC   RES3, F        ;

;

MOVFP    ARG1H, WREG ;
MULWF    ARG2L          ; ARG1H * ARG2L ->
                        ;   PRODH:PRODL

MOVFP    PRODL, WREG ;
ADDWF    RES1, F        ; Add cross
MOVFP    PRODH, WREG ;   products
ADDWFC   RES2, F        ;
CLRf     WREG, F        ;
ADDWFC   RES3, F        ;

```

TABLE 9-9: PORTE FUNCTIONS

| Name | Bit | Buffer Type | Function |
|----------------------|------|-------------|---|
| RE0/ALE | bit0 | TTL | Input/Output or system bus Address Latch Enable (ALE) control pin. |
| RE1/ \overline{OE} | bit1 | TTL | Input/Output or system bus Output Enable (\overline{OE}) control pin. |
| RE2/ \overline{WR} | bit2 | TTL | Input/Output or system bus Write (\overline{WR}) control pin. |

Legend: TTL = TTL input.

TABLE 9-10: REGISTERS/BITS ASSOCIATED WITH PORTE

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other resets (Note1) |
|-------------|-------|-----------------------------------|-------|-------|-------|-------|----------------------|----------------------|---------|-------------------------|-----------------------------------|
| 15h, Bank 1 | PORTE | — | — | — | — | — | RE2/ \overline{WR} | RE1/ \overline{OE} | RE0/ALE | ---- -xxx | ---- -uuu |
| 14h, Bank 1 | DDRE | Data direction register for PORTE | | | | | | | | ---- -111 | ---- -111 |

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTE.

Note 1: Other (non power-up) resets include: external reset through \overline{MCLR} and the Watchdog Timer Reset.

FIGURE 13-2: RCSTA REGISTER (ADDRESS: 13h, BANK 0)

| R/W - 0 | R/W - 0 | R/W - 0 | R/W - 0 | U - 0 | R - 0 | R - 0 | R - x |
|---|---------|---------|---------|-------|-------|-------|-------|
| SPEN | RX9 | SREN | CREN | — | FERR | OERR | RX9D |
| bit 7 | | | | | | | bit 0 |
| <p>bit 7: SPEN: Serial Port Enable bit 1 = Configures RA5/RX/DT and RA4/TX/CK pins as serial port pins 0 = Serial port disabled</p> <p>bit 6: RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception</p> <p>bit 5: SREN: Single Receive Enable bit This bit enables the reception of a single byte. After receiving the byte, this bit is automatically cleared. <u>Synchronous mode</u>: 1 = Enable reception 0 = Disable reception Note: This bit is ignored in synchronous slave reception. <u>Asynchronous mode</u>: Don't care</p> <p>bit 4: CREN: Continuous Receive Enable bit This bit enables the continuous reception of serial data. <u>Asynchronous mode</u>: 1 = Enable reception 0 = Disables reception <u>Synchronous mode</u>: 1 = Enables continuous reception until CREN is cleared (CREN overrides SREN) 0 = Disables continuous reception</p> <p>bit 3: Unimplemented: Read as '0'</p> <p>bit 2: FERR: Framing Error bit 1 = Framing error (Updated by reading RCREG) 0 = No framing error</p> <p>bit 1: OERR: Overrun Error bit 1 = Overrun (Cleared by clearing CREN) 0 = No overrun error</p> <p>bit 0: RX9D: 9th bit of receive data (can be the software calculated parity bit)</p> | | | | | | | |

R = Readable bit
W = Writable bit
-n = Value at POR reset
(x = unknown)

PIC17C4X

Steps to follow when setting up an Asynchronous Reception:

1. Initialize the SPBRG register for the appropriate baud rate.
2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
3. If interrupts are desired, then set the RCIE bit.
4. If 9-bit reception is desired, then set the RX9 bit.
5. Enable the reception by setting the CREN bit.
6. The RCIF bit will be set when reception completes and an interrupt will be generated if the RCIE bit was set.
7. Read RCSTA to get the ninth bit (if enabled) and FERR bit to determine if any error occurred during reception.
8. Read RCREG for the 8-bit received data.
9. If an overrun error occurred, clear the error by clearing the OERR bit.

Note: To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.

FIGURE 13-8: ASYNCHRONOUS RECEPTION




TABLE 13-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other resets (Note1) |
|-------------|-------|------------------------------|--------|--------|--------|-------|-------|-------|-------|-------------------------|-----------------------------------|
| 16h, Bank 1 | PIR | RBIF | TMR3IF | TMR2IF | TMR1IF | CA2IF | CA1IF | TXIF | RCIF | 0000 0010 | 0000 0010 |
| 13h, Bank 0 | RCSTA | SPEN | RX9 | SREN | CREN | — | FERR | OERR | RX9D | 0000 -00x | 0000 -00u |
| 14h, Bank 0 | RCREG | RX7 | RX6 | RX5 | RX4 | RX3 | RX2 | RX1 | RX0 | xxxx xxxx | uuuu uuuu |
| 17h, Bank 1 | PIE | RBIE | TMR3IE | TMR2IE | TMR1IE | CA2IE | CA1IE | TXIE | RCIE | 0000 0000 | 0000 0000 |
| 15h, Bank 0 | TXSTA | CSRC | TX9 | TXEN | SYNC | — | — | TRMT | TX9D | 0000 --1x | 0000 --1u |
| 17h, Bank 0 | SPBRG | Baud rate generator register | | | | | | | | xxxx xxxx | uuuu uuuu |

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for asynchronous reception.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

13.3 USART Synchronous Master Mode

In Master Synchronous mode, the data is transmitted in a half-duplex manner; i.e. transmission and reception do not occur at the same time: when transmitting data, the reception is inhibited and vice versa. The synchronous mode is entered by setting the SYNC (TXSTA<4>) bit. In addition, the SPEN (RCSTA<7>) bit is set in order to configure the RA5 and RA4 I/O ports to CK (clock) and DT (data) lines respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting the CSRC (TXSTA<7>) bit.

13.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 13-3. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer TXREG. TXREG is loaded with data in software. The TSR is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one Tcy at the end of the current BRG cycle), TXREG is empty and the TXIF (PIR<1>) bit is set. This interrupt can be enabled/disabled by setting/clearing the TXIE bit (PIE<1>). TXIF will be set regardless of the state of bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of TXREG, TRMT (TXSTA<1>) shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty. The TSR is not mapped in data memory, so it is not available to the user.

Transmission is enabled by setting the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the RA5/TX/CK pin. Data out is stable around the falling edge of the synchronous clock (Figure 13-10). The transmission can also be started by first loading TXREG and then setting TXEN. This is advantageous when slow baud rates are selected, since BRG is kept in RESET when the TXEN, CREN, and SREN bits are clear. Setting the TXEN bit will start the BRG, creating a shift clock immediately. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to the TSR, resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The RA4/RX/DT and RA5/TX/CK pins will revert to hi-impedance. If either CREN or SREN are set during a transmission, the transmission is aborted and the

RA4/RX/DT pin reverts to a hi-impedance state (for a reception). The RA5/TX/CK pin will remain an output if the CSRC bit is set (internal clock). The transmitter logic is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear the TXEN bit. If the SREN bit is set (to interrupt an ongoing transmission and receive a single word), then after the single word is received, SREN will be cleared and the serial port will revert back to transmitting, since the TXEN bit is still set. The DT line will immediately switch from hi-impedance receive mode to transmit and start driving. To avoid this, TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty). If the TSR was empty and TXREG was written before writing the "new" TX9D, the "present" value of TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

1. Initialize the SPBRG register for the appropriate baud rate (see Baud Rate Generator Section for details).
2. Enable the synchronous master serial port by setting the SYNC, SPEN, and CSRC bits.
3. Ensure that the CREN and SREN bits are clear (these bits override transmission when set).
4. If interrupts are desired, then set the TXIE bit (the GLINTD bit must be clear and the PEIE bit must be set).
5. If 9-bit transmission is desired, then set the TX9 bit.
6. Start transmission by loading data to the TXREG register.
7. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
8. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner than doing these two events in the reverse order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is re-enabled.

13.4 USART Synchronous Slave Mode

The synchronous slave mode differs from the master mode in the fact that the shift clock is supplied externally at the RA5/TX/CK pin (instead of being supplied internally in the master mode). This allows the device to transfer or receive data in the SLEEP mode. The slave mode is entered by clearing the CSRC (TXSTA<7>) bit.

13.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the sync master and slave modes are identical except in the case of the SLEEP mode.

If two words are written to TXREG and then the SLEEP instruction executes, the following will occur. The first word will immediately transfer to the TSR and will transmit as the shift clock is supplied. The second word will remain in TXREG. TXIF will not be set. When the first word has been shifted out of TSR, TXREG will transfer the second word to the TSR and the TXIF flag will now be set. If TXIE is enabled, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, then the program will branch to interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Transmission:

1. Enable the synchronous slave serial port by setting the SYNC and SPEN bits and clearing the CSRC bit.
2. Clear the CREN bit.
3. If interrupts are desired, then set the TXIE bit.
4. If 9-bit transmission is desired, then set the TX9 bit.
5. Start transmission by loading data to TXREG.
6. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
7. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner than doing these two events in the reverse order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is re-enabled.

13.4.2 USART SYNCHRONOUS SLAVE RECEPTION

Operation of the synchronous master and slave modes are identical except in the case of the SLEEP mode. Also, SREN is a don't care in slave mode.

If receive is enabled (CREN) prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR will transfer the data to RCREG (setting RCIF) and if the RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Reception:

1. Enable the synchronous master serial port by setting the SYNC and SPEN bits and clearing the CSRC bit.
2. If interrupts are desired, then set the RCIE bit.
3. If 9-bit reception is desired, then set the RX9 bit.
4. To enable reception, set the CREN bit.
5. The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit was set.
6. Read RCSTA to get the ninth bit (if enabled) and determine if any error occurred during reception.
7. Read the 8-bit received data by reading RCREG.
8. If any error occurred, clear the error by clearing the CREN bit.

Note: To abort reception, either clear the SPEN bit, the SREN bit (when in single receive mode), or the CREN bit (when in continuous receive mode). This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.

15.2 Q Cycle Activity

Each instruction cycle (Tcy) is comprised of four Q cycles (Q1-Q4). The Q cycles provide the timing/designation for the Decode, Read, Execute, Write etc., of each instruction cycle. The following diagram shows the relationship of the Q cycles to the instruction cycle.

The 4 Q cycles that make up an instruction cycle (Tcy) can be generalized as:

Q1: Instruction Decode Cycle or forced NOP


Q2: Instruction Read Cycle or NOP

Q3: Instruction Execute

Q4: Instruction Write Cycle or NOP

Each instruction will show the detailed Q cycle operation for the instruction.

FIGURE 15-2: Q CYCLE ACTIVITY



| IORWF | | Inclusive OR WREG with f | | | | | | |
|-------------------|---|--------------------------|---------|----------------------|------|------|------|------|
| Syntax: | [<i>label</i>] IORWF f,d | | | | | | | |
| Operands: | $0 \leq f \leq 255$ $d \in [0,1]$ | | | | | | | |
| Operation: | (WREG) .OR. (f) \rightarrow (dest) | | | | | | | |
| Status Affected: | Z | | | | | | | |
| Encoding: | <table border="1"><tr><td>0000</td><td>100d</td><td>ffff</td><td>ffff</td></tr></table> | | | | 0000 | 100d | ffff | ffff |
| 0000 | 100d | ffff | ffff | | | | | |
| Description: | Inclusive OR WREG with register 'f'. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'. | | | | | | | |
| Words: | 1 | | | | | | | |
| Cycles: | 1 | | | | | | | |
| Q Cycle Activity: | | | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | | |
| | Decode | Read register 'f' | Execute | Write to destination | | | | |

Example: IORWF RESULT, 0

Before Instruction

RESULT = 0x13
WREG = 0x91

After Instruction

RESULT = 0x13
WREG = 0x93

| LCALL | Long Call | | | | | | | | | | | | |
|-------------------|--|---------|--------------------|------|------|--------|------------------|---------|--------------------|------------|-----|---------|-----|
| Syntax: | [<i>label</i>] LCALL k | | | | | | | | | | | | |
| Operands: | $0 \leq k \leq 255$ | | | | | | | | | | | | |
| Operation: | PC + 1 → TOS; k → PCL, (PCLATH) → PCH | | | | | | | | | | | | |
| Status Affected: | None | | | | | | | | | | | | |
| Encoding: | <table><tr><td>1011</td><td>0111</td><td>kkkk</td><td>kkkk</td></tr></table> | 1011 | 0111 | kkkk | kkkk | | | | | | | | |
| 1011 | 0111 | kkkk | kkkk | | | | | | | | | | |
| Description: | <p>LCALL allows an unconditional subroutine call to anywhere within the 64k program memory space.</p> <p>First, the return address (PC + 1) is pushed onto the stack. A 16-bit destination address is then loaded into the program counter. The lower 8-bits of the destination address is embedded in the instruction. The upper 8-bits of PC is loaded from PC high holding latch, PCLATH.</p> | | | | | | | | | | | | |
| Words: | 1 | | | | | | | | | | | | |
| Cycles: | 2 | | | | | | | | | | | | |
| Q Cycle Activity: | | | | | | | | | | | | | |
| | <table><tr><th>Q1</th><th>Q2</th><th>Q3</th><th>Q4</th></tr><tr><td>Decode</td><td>Read literal 'k'</td><td>Execute</td><td>Write register PCL</td></tr><tr><td>Forced NOP</td><td>NOP</td><td>Execute</td><td>NOP</td></tr></table> | Q1 | Q2 | Q3 | Q4 | Decode | Read literal 'k' | Execute | Write register PCL | Forced NOP | NOP | Execute | NOP |
| Q1 | Q2 | Q3 | Q4 | | | | | | | | | | |
| Decode | Read literal 'k' | Execute | Write register PCL | | | | | | | | | | |
| Forced NOP | NOP | Execute | NOP | | | | | | | | | | |

Example: MOVLW HIGH(SUBROUTINE)
MOVWF WREG, PCLATH
LCALL LOW(SUBROUTINE)

Before Instruction

SUBROUTINE = 16-bit Address
PC = ?

After Instruction

PC = Address (SUBROUTINE)

17.0 PIC17C42 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

| | |
|---|---------------------|
| Ambient temperature under bias | -55 to +125°C |
| Storage temperature | -65°C to +150°C |
| Voltage on VDD with respect to VSS | 0 to +7.5V |
| Voltage on $\overline{\text{MCLR}}$ with respect to VSS (Note 2) | -0.6V to +14V |
| Voltage on RA2 and RA3 with respect to VSS..... | -0.6V to +12V |
| Voltage on all other pins with respect to VSS | -0.6V to VDD + 0.6V |
| Total power dissipation (Note 1)..... | 1.0W |
| Maximum current out of VSS pin(s) - Total | 250 mA |
| Maximum current into VDD pin(s) - Total | 200 mA |
| Input clamp current, I _{IK} (V _I < 0 or V _I > VDD) | ±20 mA |
| Output clamp current, I _{OK} (V _O < 0 or V _O > VDD)..... | ±20 mA |
| Maximum output current sunk by any I/O pin (except RA2 and RA3)..... | 35 mA |
| Maximum output current sunk by RA2 or RA3 pins | 60 mA |
| Maximum output current sourced by any I/O pin | 20 mA |
| Maximum current sunk by PORTA and PORTB (combined)..... | 150 mA |
| Maximum current sourced by PORTA and PORTB (combined)..... | 100 mA |
| Maximum current sunk by PORTC, PORTD and PORTE (combined)..... | 150 mA |
| Maximum current sourced by PORTC, PORTD and PORTE (combined)..... | 100 mA |

Note 1: Power dissipation is calculated as follows: $P_{dis} = V_{DD} \times \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) \times I_{OH}\} + \sum (V_{OL} \times I_{OL})$

Note 2: Voltage spikes below VSS at the $\overline{\text{MCLR}}$ pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the $\overline{\text{MCLR}}$ pin rather than pulling this pin directly to VSS.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

17.4 Timing Diagrams and Specifications

FIGURE 17-2: EXTERNAL CLOCK TIMING




TABLE 17-2: EXTERNAL CLOCK TIMING REQUIREMENTS

| Parameter No. | Sym | Characteristic | Min | Typ† | Max | Units | Conditions |
|---------------|------------|--|------|------|-------|-------|---------------------------|
| | Fosc | External CLKIN Frequency (Note 1) | DC | — | 16 | MHz | EC osc mode - PIC17C42-16 |
| | | | DC | — | 25 | MHz | - PIC17C42-25 |
| | | Oscillator Frequency (Note 1) | DC | — | 4 | MHz | RC osc mode |
| | | | 1 | — | 16 | MHz | XT osc mode - PIC17C42-16 |
| 1 | Tosc | External CLKIN Period (Note 1) | 1 | — | 25 | MHz | - PIC17C42-25 |
| | | | DC | — | 2 | MHz | LF osc mode |
| | | Oscillator Period (Note 1) | 250 | — | — | ns | RC osc mode |
| | | | 62.5 | — | 1,000 | ns | XT osc mode - PIC17C42-16 |
| 2 | Tcy | Instruction Cycle Time (Note 1) | 40 | — | — | ns | - PIC17C42-25 |
| | | | — | — | — | ns | LF osc mode |
| | | | — | — | — | ns | |
| | | | — | — | — | ns | |
| 3 | TosL, TosH | Clock in (OSC1) High or Low Time | 10 ‡ | — | — | ns | EC oscillator |
| 4 | TosR, TosF | Clock in (OSC1) Rise or Fall Time | — | — | 5 ‡ | ns | EC oscillator |

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

‡ These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Instruction cycle period (Tcy) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

PIC17C4X

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 18-13: WDT TIMER TIME-OUT PERIOD vs. VDD





FIGURE 18-14: IOH vs. VOH, VDD = 3V



PIC17C4X

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 19-11: MEMORY INTERFACE WRITE TIMING (NOT SUPPORTED IN PIC17LC4X DEVICES)




TABLE 19-11: MEMORY INTERFACE WRITE REQUIREMENTS (NOT SUPPORTED IN PIC17LC4X DEVICES)

| Parameter No. | Sym | Characteristic | Min | Typ† | Max | Units | Conditions |
|---------------|----------|---|--------------|-----------|-----|-------|------------|
| 150 | TadV2aLL | AD<15:0> (address) valid to ALE↓ (address setup time) | 0.25Tcy - 10 | — | — | ns | |
| 151 | TaIL2adI | ALE↓ to address out invalid (address hold time) | 0 | — | — | ns | |
| 152 | TadV2wrL | Data out valid to \overline{WR} ↓ (data setup time) | 0.25Tcy - 40 | — | — | ns | |
| 153 | TwrH2adI | \overline{WR} ↑ to data out invalid (data hold time) | — | 0.25Tcy § | — | ns | |
| 154 | TwrL | \overline{WR} pulse width | — | 0.25Tcy § | — | ns | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

APPENDIX E: PIC16/17 MICROCONTROLLERS

E.1 PIC14000 Devices

| Clock | | Memory | | Peripherals | | | | Features | | | | |
|----------|--------------------------------------|-----------------------------------|---------------------|-----------------|--|---|-------------------|----------|-----------------------|-------------------------------|---|--------------------------------------|
| PIC14000 | Maximum Frequency of Operation (MHz) | EPROM Program Memory (Kx14 words) | Data Memory (bytes) | Timer Module(s) | Serial Ports (SPI/I ² C, USART) | Slope A/D Converter (high-res) Channels | Interrupt Sources | I/O Pins | Voltage Range (Volts) | In-Circuit Serial Programming | Additional On-chip Features | Packages |
| | 20 | 4K | 192 | TMR0 ADTMR | I ² C/ SMBus | 14 | 11 | 22 | 2.7-6.0 | Yes | Internal Oscillator, Bandgap Reference, Temperature Sensor, Calibration Factors, Low Voltage Detector, SLEEP, HIBERNATE, Comparators with Programmable References (2) | 28-pin DIP, SOIC, SSOP (.300 mil) |

| | |
|---|--------|
| Receive Status and Control Register | 83 |
| Register File Map | 33 |
| Registers | |
| ALUSTA | 27, 36 |
| BRG | 86 |
| BSR | 27 |
| CPUTA | 37 |
| File Map | 33 |
| FSR0 | 40 |
| FSR1 | 40 |
| INDF0 | 40 |
| INDF1 | 40 |
| INTSTA | 22 |
| PIE | 23 |
| PIR | 24 |
| RCSTA | 84 |
| Special Function Table | 34 |
| T0STA | 38, 67 |
| TCON1 | 71 |
| TCON2 | 72 |
| TMR1 | 81 |
| TMR2 | 81 |
| TMR3 | 81 |
| TXSTA | 83 |
| WREG | 27 |
| Reset | |
| Section | 15 |
| Status Bits and Their Significance | 16 |
| Time-Out in Various Situations | 16 |
| Time-Out Sequence | 16 |
| RETFIE | 131 |
| RETLW | 131 |
| RETURN | 132 |
| RLCF | 132 |
| RLNCF | 133 |
| RRCF | 133 |
| RRNCF | 134 |
| RX Pin Sampling Scheme | 91 |
| RX9 | 84 |
| RX9D | 84 |

S

| | |
|--|--------------------|
| Sampling | 91 |
| Saving STATUS and WREG in RAM | 27 |
| SETF | 134 |
| SFR | 108 |
| SFR (Special Function Registers) | 29, 32 |
| SFR As Source/Destination | 108 |
| Signed Math | 9 |
| SLEEP | 99, 105, 135 |
| Software Simulator (MPSIM) | 145 |
| SPBRG | 19, 34, 92, 96, 98 |
| Special Features of the CPU | 99 |
| Special Function Registers | 29, 32, 34, 108 |
| SPEN | 84 |
| SREN | 84 |
| Stack | |
| Operation | 39 |
| Pointer | 39 |
| Stack | 29 |
| STKAL | 39 |
| STKAV | 37 |
| SUBLW | 135 |
| SUBWF | 136 |
| SUBWFB | 136 |

| | |
|---------------------------------------|-----|
| SWAPF | 137 |
| SYNC | 83 |
| Synchronous Master Mode | 93 |
| Synchronous Master Reception | 95 |
| Synchronous Master Transmission | 93 |
| Synchronous Slave Mode | 97 |

T

| | |
|-------------------------------|--------------|
| T0CKI Pin | 26 |
| T0CKIE | 22 |
| T0CKIF | 22 |
| T0CS | 38, 67 |
| T0IE | 22 |
| T0IF | 22 |
| T0SE | 38, 67 |
| T0STA | 34, 38 |
| T16 | 71 |
| Table Latch | 40 |
| Table Pointer | 40 |
| Table Read | |
| Example | 48 |
| Section | 43 |
| Table Reads Section | 48 |
| TABLRD Operation | 44 |
| Timing | 48 |
| TLRD | 48 |
| TLRD Operation | 44 |
| Table Write | |
| Code | 46 |
| Interaction | 45 |
| Section | 43 |
| TABLWT Operation | 43 |
| Terminating Long Writes | 45 |
| Timing | 46 |
| TLWT Operation | 43 |
| To External Memory | 46 |
| To Internal Memory | 45 |
| TABLRD | 44, 137, 138 |
| TABLWT | 43, 138, 139 |
| TBLATH | 40 |
| TBLATL | 40 |
| TBLPTRH | 34, 40 |
| TBLPTRL | 34, 40 |
| TCLK12 | 71 |
| TCLK3 | 71 |
| TCON1 | 20, 35 |
| TCON2 | 20, 35 |
| Terminating Long Writes | 45 |
| Time-Out Sequence | 16 |
| Timer Resources | 65 |
| Timer0 | 67 |
| Timer1 | |
| 16-bit Mode | 74 |
| Clock Source Select | 71 |
| On bit | 72 |
| Section | 71, 73 |
| Timer2 | |
| 16-bit Mode | 74 |
| Clock Source Select | 71 |
| On bit | 72 |
| Section | 71, 73 |
| Timer3 | |
| Clock Source Select | 71 |
| On bit | 72 |
| Section | 71, 77 |

PIC17C4X Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

| PART NO. – XX X /XX XXX | | | | | Examples | |
|-------------------------|--|--|--|---------------------------|---|--|
| | | | | | a) PIC17C42 – 16/P Commercial Temp., PDIP package, 16 MHz, normal VDD limits | b) PIC17LC44 – 08/PT Commercial Temp., TQFP package, 8MHz, extended VDD limits |
| | | | | Pattern: | | |
| | | | | Package: | | |
| | | | | Temperature Range: | | |
| | | | | Frequency Range: | | |
| | | | | Device: | c) PIC17C43 – 25I/P Industrial Temp., PDIP package, 25 MHz, normal VDD limits | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |

Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office (see below)
2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.

PIC17C4X

NOTES: