

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	4KB (2K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	232 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c42a-33i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1.0	Overview	5		
2.0	PIC17C4X Device Varieties	7		
3.0	Architectural Overview	9		
4.0	Reset	15		
5.0	Interrupts	21		
6.0	Memory Organization	29		
7.0	Table Reads and Table Writes	43		
8.0	Hardware Multiplier	49		
9.0	I/O Ports	53		
10.0	Overview of Timer Resources	65		
11.0	Timer0	67		
12.0	Timer1, Timer2, Timer3, PWMs and Captures	71		
13.0	Universal Synchronous Asynchronous Receiver Transmitter (USART) Module	83		
14.0	Special Features of the CPU	99		
15.0	Instruction Set Summary	107		
16.0	Development Support	143		
17.0	PIC17C42 Electrical Characteristics	147		
18.0	PIC17C42 DC and AC Characteristics	163		
19.0	PIC17CR42/42A/43/R43/44 Electrical Characteristics	175		
20.0	PIC17CR42/42A/43/R43/44 DC and AC Characteristics	193		
21.0	Packaging Information	205		
Appen	dix A: Modifications	211		
Appen	dix B: Compatibility	211		
Appen	dix C: What's New	212		
Appen	dix D: What's Changed	212		
Appen	dix E: PIC16/17 Microcontrollers	213		
Appen	dix F: Errata for PIC17C42 Silicon	223		
Index.		226		
PIC17	PIC17C4X Product Identification System			

For register and module descriptions in this data sheet, device legends show which devices apply to those sections. For example, the legend below shows that some features of only the PIC17C43, PIC17C43, PIC17C44 are described in this section.

Applicable Devices 42 R42 42A 43 R43 44

To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error from the previous version of the PIC17C4X Data Sheet (Literature Number DS30412B), please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

To assist you in the use of this document, Appendix C contains a list of new information in this data sheet, while Appendix D contains information that has changed

NOTES:

4.1.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (1024Tosc) delay after $\overline{\text{MCLR}}$ is detected high or a wake-up from SLEEP event occurs.

The OST time-out is invoked only for XT and LF oscillator modes on a Power-on Reset or a Wake-up from SLEEP.

The OST counts the oscillator pulses on the OSC1/CLKIN pin. The counter only starts incrementing after the amplitude of the signal reaches the oscillator input thresholds. This delay allows the crystal oscillator or resonator to stabilize before the device exits reset. The length of time-out is a function of the crystal/resonator frequency.

4.1.4 TIME-OUT SEQUENCE

On power-up the time-out sequence is as follows: First the internal POR signal goes high when the POR trip point is reached. If MCLR is high, then both the OST and PWRT timers start. In general the PWRT time-out is longer, except with low frequency crystals/resonators. The total time-out also varies based on oscillator configuration. Table 4-1 shows the times that are associated with the oscillator configuration. Figure 4-2 and Figure 4-3 display these time-out sequences.

If the device voltage is not within electrical specification at the end of a time-out, the $\overline{\text{MCLR}}/\text{VPP}$ pin must be held low until the voltage is within the device specification. The use of an external RC delay is sufficient for many of these applications.

TABLE 4-1:TIME-OUT IN VARIOUSSITUATIONS

Oscillator Configuration	Power-up	Wake up from SLEEP	MCLR Reset
XT, LF	Greater of: 96 ms or 1024Tosc	1024Tosc	—
EC, RC	Greater of: 96 ms or 1024Tosc	_	—

The time-out sequence begins from the first rising edge of $\overline{\text{MCLR}}$.

Table 4-3 shows the reset conditions for some special registers, while Table 4-4 shows the initialization conditions for all the registers. The shaded registers (in Table 4-4) are for all devices except the PIC17C42. In the PIC17C42, the PRODH and PRODL registers are general purpose RAM.

TABLE 4-2:STATUS BITS AND THEIR
SIGNIFICANCE

TO	PD	Event
1	1	Power-on Reset, MCLR Reset during normal operation, or CLRWDT instruction executed
1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP
0	1	WDT Reset during normal operation
0	0	WDT Reset during SLEEP

In Figure 4-2, Figure 4-3 and Figure 4-4, TPWRT > TOST, as would be the case in higher frequency crystals. For lower frequency crystals, (i.e., 32 kHz) TOST would be greater.

TABLE 4-3: RESET CONDITION FOR THE PROGRAM COUNTER AND THE CPUSTA REGISTER

Event		PCH:PCL	CPUSTA	OST Active
Power-on Reset		0000h	11 11	Yes
MCLR Reset during normal operation		0000h	11 11	No
MCLR Reset during SLEEP		0000h	11 10	Yes (2)
WDT Reset during normal operation		0000h	11 01	No
WDT Reset during SLEEP ⁽³⁾		0000h	11 00	Yes (2)
Interrupt wake-up from SLEEP	GLINTD is set	PC + 1	11 10	Yes (2)
	GLINTD is clear	PC + 1 ⁽¹⁾	10 10	Yes (2)

Legend: u = unchanged, x = unknown, - = unimplemented read as '0'.

Note 1: On wake-up, this instruction is executed. The instruction at the appropriate interrupt vector is fetched and then executed.

2: The OST is only active when the Oscillator is configured for XT or LF modes.

3: The Program Counter = 0, that is the device branches to the reset vector. This is different from the mid-range devices.

Register	Address	Power-on Reset	MCLR Reset WDT Reset	Wake-up from SLEEP through interrupt		
Unbanked	Unbanked					
INDF0	00h	0000 0000	0000 0000	0000 0000		
FSR0	01h	xxxx xxxx	uuuu uuuu	uuuu uuuu		
PCL	02h	0000h	0000h	PC + 1 ⁽²⁾		
PCLATH	03h	0000 0000	0000 0000	uuuu uuuu		
ALUSTA	04h	1111 xxxx	1111 uuuu	1111 uuuu		
TOSTA	05h	0000 000-	0000 000-	0000 000-		
CPUSTA ⁽³⁾	06h	11 11	11 qq	uu qq		
INTSTA	07h	0000 0000	0000 0000	uuuu uuuu ⁽¹⁾		
INDF1	08h	0000 0000	0000 0000	uuuu uuuu		
FSR1	09h	xxxx xxxx	uuuu uuuu	uuuu uuuu		
WREG	0Ah	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TMR0L	0Bh	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TMR0H	0Ch	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TBLPTRL ⁽⁴⁾	0Dh	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TBLPTRH ⁽⁴⁾	0Eh	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TBLPTRL ⁽⁵⁾	0Dh	0000 0000	0000 0000	uuuu uuuu		
TBLPTRH ⁽⁵⁾	0Eh	0000 0000	0000 0000	uuuu uuuu		
BSR	0Fh	0000 0000	0000 0000	uuuu uuuu		
Bank 0						
PORTA	10h	0-xx xxxx	0-uu uuuu	uuuu uuuu		
DDRB	11h	1111 1111	1111 1111	uuuu uuuu		
PORTB	12h	xxxx xxxx	uuuu uuuu	uuuu uuuu		
RCSTA	13h	0000 -00x	0000 -00u	uuuu -uuu		
RCREG	14h	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXSTA	15h	00001x	0000lu	uuuuuu		
TXREG	16h	XXXX XXXX	uuuu uuuu	uuuu uuuu		
SPBRG	17h	XXXX XXXX	uuuu uuuu	นนนน นนนน		
Bank 1						
DDRC	10h	1111 1111	1111 1111	uuuu uuuu		
PORTC	11h	xxxx xxxx	uuuu uuuu	uuuu uuuu		
DDRD	12h	1111 1111	1111 1111	uuuu uuuu		
PORTD	13h	XXXX XXXX	นนนน นนนน	uuuu uuuu		
DDRE	14h	111	111	uuu		
PORTE	15h	xxx	uuu	uuu		
PIR	16h	0000 0010	0000 0010	uuuu uuuu ⁽¹⁾		
PIE	17h	0000 0000	0000 0000	นนนน นนนน		

TABLE 4-4: INITIALIZATION CONDITIONS FOR SPECIAL FUNCTION REGISTER	TABLE 4-4:	INITIALIZATION CONDITIONS FOR SPECIAL FUNCTION REGISTERS
--	------------	--

Legend: u = unchanged, x = unknown, - = unimplemented read as '0', q = value depends on condition. Note 1: One or more bits in INTSTA, PIR will be affected (to cause wake-up).

When the wake-up is due to an interrupt and the GLINTD bit is cleared, the PC is loaded with the interrupt vector.

3: See Table 4-3 for reset value of specific condition.

4: Only applies to the PIC17C42.

5: Does not apply to the PIC17C42.

TABLE 6-1: MODE MEMORY ACCESS

Operating Mode	Internal Program Memory	Configuration Bits, Test Memory, Boot ROM
Microprocessor	No Access	No Access
Microcontroller	Access	Access
Extended Microcontroller	Access	No Access
Protected Microcontroller	Access	Access

The PIC17C4X can operate in modes where the program memory is off-chip. They are the microprocessor and extended microcontroller modes. The microprocessor mode is the default for an unprogrammed device.

Regardless of the processor mode, data memory is always on-chip.

FIGURE 6-2: MEMORY MAP IN DIFFERENT MODES



6.1.2 EXTERNAL MEMORY INTERFACE

When either microprocessor or extended microcontroller mode is selected, PORTC, PORTD and PORTE are configured as the system bus. PORTC and PORTD are the multiplexed address/data bus and PORTE is for the control signals. External components are needed to demultiplex the address and data. This can be done as shown in Figure 6-4. The waveforms of address and data are shown in Figure 6-3. For complete timings, please refer to the electrical specification section.

FIGURE 6-3: EXTERNAL PROGRAM MEMORY ACCESS WAVEFORMS

		••••••
	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4 Q1
AD	X	
<15:0>	Address out Data in	Address out Data out
ALE		
OE,	'1'	
WR		
	Read cycle	Write cycle

The system bus requires that there is no bus conflict (minimal leakage), so the output value (address) will be capacitively held at the desired value.

As the speed of the processor increases, external EPROM memory with faster access time must be used. Table 6-2 lists external memory speed requirements for a given PIC17C4X device frequency.

In extended microcontroller mode, when the device is executing out of internal memory, the control signals will continue to be active. That is, they indicate the action that is occurring in the internal memory. The external memory access is ignored.

This following selection is for use with Microchip EPROMs. For interfacing to other manufacturers memory, please refer to the electrical specifications of the desired PIC17C4X device, as well as the desired memory device to ensure compatibility.

TABLE 6-2:	EPROM MEMORY ACCESS
	TIME ORDERING SUFFIX

	Instruction	EPROM	I Suffix
Oscillator Frequency	Cycle Time (Tcy)	PIC17C42	PIC17C43 PIC17C44
8 MHz	500 ns	-25	-25
16 MHz	250 ns	-12	-15
20 MHz	200 ns	-90	-10
25 MHz	160 ns	N.A.	-70
33 MHz	121 ns	N.A.	(1)

Note 1: The access times for this requires the use of fast SRAMS.

Note: The external memory interface is not supported for the LC devices.



FIGURE 6-4: TYPICAL EXTERNAL PROGRAM MEMORY CONNECTION DIAGRAM

© 1996 Microchip Technology Inc.

6.2 Data Memory Organization

Data memory is partitioned into two areas. The first is the General Purpose Registers (GPR) area, while the second is the Special Function Registers (SFR) area. The SFRs control the operation of the device.

Portions of data memory are banked, this is for both areas. The GPR area is banked to allow greater than 232 bytes of general purpose RAM. SFRs are for the registers that control the peripheral functions. Banking requires the use of control bits for bank selection. These control bits are located in the Bank Select Register (BSR). If an access is made to a location outside this banked region, the BSR bits are ignored. Figure 6-5 shows the data memory map organization for the PIC17C42 and Figure 6-6 for all of the other PIC17C4X devices.

Instructions MOVPF and MOVFP provide the means to move values from the peripheral area ("P") to any location in the register file ("F"), and vice-versa. The definition of the "P" range is from 0h to 1Fh, while the "F" range is 0h to FFh. The "P" range has six more locations than peripheral registers (eight locations for the PIC17C42 device) which can be used as General Purpose Registers. This can be useful in some applications where variables need to be copied to other locations in the general purpose RAM (such as saving status information during an interrupt).

The entire data memory can be accessed either directly or indirectly through file select registers FSR0 and FSR1 (Section 6.4). Indirect addressing uses the appropriate control bits of the BSR for accesses into the banked areas of data memory. The BSR is explained in greater detail in Section 6.8.

6.2.1 GENERAL PURPOSE REGISTER (GPR)

All devices have some amount of GPR area. The GPRs are 8-bits wide. When the GPR area is greater than 232, it must be banked to allow access to the additional memory space.

Only the PIC17C43 and PIC17C44 devices have banked memory in the GPR area. To facilitate switching between these banks, the MOVLR bank instruction has been added to the instruction set. GPRs are not initialized by a Power-on Reset and are unchanged on all other resets.

6.2.2 SPECIAL FUNCTION REGISTERS (SFR)

The SFRs are used by the CPU and peripheral functions to control the operation of the device (Figure 6-5 and Figure 6-6). These registers are static RAM.

The SFRs can be classified into two sets, those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described here, while those related to a peripheral feature are described in the section for each peripheral feature.

The peripheral registers are in the banked portion of memory, while the core registers are in the unbanked region. To facilitate switching between the peripheral banks, the MOVLB bank instruction has been provided.

7.0 TABLE READS AND TABLE WRITES

The PIC17C4X has four instructions that allow the processor to move data from the data memory space to the program memory space, and vice versa. Since the program memory space is 16-bits wide and the data memory space is 8-bits wide, two operations are required to move 16-bit values to/from the data memory.

The TLWT t,f and TABLWT t,i,f instructions are used to write data from the data memory space to the program memory space. The TLRD t,f and TABLRD t,i,f instructions are used to write data from the program memory space to the data memory space.

The program memory can be internal or external. For the program memory access to be external, the device needs to be operating in extended microcontroller or microprocessor mode.

Figure 7-1 through Figure 7-4 show the operation of these four instructions.





FIGURE 7-2: TABLWT INSTRUCTION OPERATION



© 1996 Microchip Technology Inc.

TABLE 9-5: PORTC FUNCTIONS

Name	Bit	Buffer Type	Function
RC0/AD0	bit0	TTL	Input/Output or system bus address/data pin.
RC1/AD1	bit1	TTL	Input/Output or system bus address/data pin.
RC2/AD2	bit2	TTL	Input/Output or system bus address/data pin.
RC3/AD3	bit3	TTL	Input/Output or system bus address/data pin.
RC4/AD4	bit4	TTL	Input/Output or system bus address/data pin.
RC5/AD5	bit5	TTL	Input/Output or system bus address/data pin.
RC6/AD6	bit6	TTL	Input/Output or system bus address/data pin.
RC7/AD7	bit7	TTL	Input/Output or system bus address/data pin.

Legend: TTL = TTL input.

TABLE 9-6: REGISTERS/BITS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
11h, Bank 1	PORTC	RC7/ AD7	RC6/ AD6	RC5/ AD5	RC4/ AD4	RC3/ AD3	3/ RC2/ RC1/ RC0/ xxxx xxxx uuuu uuuu 03 AD2 AD1 AD0 xxxx xxxx uuuuu uuuu				
10h, Bank 1	DDRC	Data dired	ction registe	er for PORT	5					1111 1111	1111 1111

Legend: x = unknown, u = unchanged.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

11.0 TIMER0

The Timer0 module consists of a 16-bit timer/counter, TMR0. The high byte is TMR0H and the low byte is TMR0L. A software programmable 8-bit prescaler makes an effective 24-bit overflow timer. The clock source is also software programmable as either the internal instruction clock or the RA1/T0CKI pin. The control bits for this module are in register T0STA (Figure 11-1).

R/W - (INTED) bit7	0 R/W - 0 G T0SE T0CS PS3 PS2 PS1 PS0	U - 0 — bit0	R = Readable bit W = Writable bit U = Unimplemented, Read as '0' -n = Value at POR reset
bit 7:	INTEDG: RA0/INT Pin Interrupt Edge Select bit This bit selects the edge upon which the interrupt is detected 1 = Rising edge of RA0/INT pin generates interrupt 0 = Falling edge of RA0/INT pin generates interrupt		
bit 6:	TOSE : Timer0 Clock Input Edge Select bit This bit selects the edge upon which TMR0 will increment When TOCS = 0 1 = Rising edge of RA1/T0CKI pin increments TMR0 and/or get 0 = Falling edge of RA1/T0CKI pin increments TMR0 and/or get When TOCS = 1 Don't care	nerates a T0C nerates a T0C	KIF interrupt KIF interrupt
bit 5:	TOCS : Timer0 Clock Source Select bit This bit selects the clock source for TMR0. 1 = Internal instruction clock cycle (Tcy) 0 = T0CKI pin		
bit 4-1:	PS3:PS0 : Timer0 Prescale Selection bits These bits select the prescale value for TMR0.		
	PS3:PS0 Prescale Value		
	0000 1:1 0001 1:2 0010 1:4 0011 1:8 0100 1:16 0101 1:32 0110 1:64 0111 1:128 1xxx 1:256		
bit 0:	Unimplemented: Read as '0'		

FIGURE 11-1: T0STA REGISTER (ADDRESS: 05h, UNBANKED)

© 1996 Microchip Technology Inc.

12.1.3.3.1 MAX RESOLUTION/FREQUENCY FOR EXTERNAL CLOCK INPUT

The use of an external clock for the PWM time-base (Timer1 or Timer2) limits the PWM output to a maximum resolution of 8-bits. The PWxDCL<7:6> bits must be kept cleared. Use of any other value will distort the PWM output. All resolutions are supported when internal clock mode is selected. The maximum attainable frequency is also lower. This is a result of the timing requirements of an external clock input for a timer (see the Electrical Specification section). The maximum PWM frequency, when the timers clock source is the RB4/TCLK12 pin, is shown in Table 12-3 (standard resolution mode).

12.2 <u>Timer3</u>

Timer3 is a 16-bit timer consisting of the TMR3H and TMR3L registers. TMR3H is the high byte of the timer and TMR3L is the low byte. This timer has an associated 16-bit period register (PR3H/CA1H:PR3L/CA1L). This period register can be software configured to be a second 16-bit capture register.

When the TMR3CS bit (TCON1<2>) is clear, the timer increments every instruction cycle (Fosc/4). When TMR3CS is set, the timer increments on every falling edge of the RB5/TCLK3 pin. In either mode, the TMR3ON bit must be set for the timer to increment. When TMR3ON is clear, the timer will not increment or set the TMR3IF bit.

Timer3 has two modes of operation, depending on the CA1/PR3 bit (TCON2<3>). These modes are:

- · One capture and one period register mode
- Dual capture register mode

The PIC17C4X has up to two 16-bit capture registers that capture the 16-bit value of TMR3 when events are detected on capture pins. There are two capture pins (RB0/CAP1 and RB1/CAP2), one for each capture register. The capture pins are multiplexed with PORTB pins. An event can be:

- · a rising edge
- a falling edge
- every 4th rising edge
- every 16th rising edge

Each 16-bit capture register has an interrupt flag associated with it. The flag is set when a capture is made. The capture module is truly part of the Timer3 block. Figure 12-7 and Figure 12-8 show the block diagrams for the two modes of operation.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR1ON	0000 0000	0000 0000
10h, Bank 2	TMR1	Timer1 reg	ister		•					XXXX XXXX	uuuu uuuu
11h, Bank 2	TMR2	Timer2 reg	ister							XXXX XXXX	uuuu uuuu
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	TOCKIF	T0IF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	_	_	STKAV	GLINTD	TO	PD	_	_	11 11	11 qq
10h, Bank 3	PW1DCL	DC1	DC0	—	_	—	_	—	_	xx	uu
11h, Bank 3	PW2DCL	DC1	DC0	TM2PW2	_	_	_	—	_	xx0	uu0
12h, Bank 3	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	XXXX XXXX	uuuu uuuu
13h, Bank 3	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	XXXX XXXX	uuuu uuuu

TABLE 12-4: REGISTERS/BITS ASSOCIATED WITH PWM

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on conditions, shaded cells are not used by PWM.

FIGURE 14-8: WATCHDOG TIMER BLOCK DIAGRAM



TABLE 14-4: REGISTERS/BITS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
_	Config	—	PM1	—	PM0	WDTPS1	WDTPS0	FOSC1	FOSC0	(Note 2)	(Note 2)
06h, Unbanked	CPUSTA	—	—	STKAV	GLINTD	TO	PD		—	11 11	11 qq

Legend: - = unimplemented read as '0', q - value depends on condition, shaded cells are not used by the WDT.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

2: This value will be as the device was programmed, or if unprogrammed, will read as all '1's.

CAL	.L	Subroutir	ne Call		С	LRF	Clear f			
Synt	ax:	[label] C	CALL k		S	yntax:	[<i>label</i>] CL	.RF f,s		
Ope	rands:	$0 \le k \le 40$	95		0	perands:	$0 \le f \le 25$	5		
Ope	ration:	PC+ 1→ T k<12:8> –	$OS, k \rightarrow PC \rightarrow PCLATH < 4$	<12:0>, ::0>;	0	peration:	$00h \rightarrow f, s$ $00h \rightarrow de$	s ∈ [0,1] est		
		PC<15:13	$> \rightarrow PCLATH$	1<7:5>	S	atus Affected:	None			
Stat	us Affected:	None			E	ncoding:	0010	100s	ffff	ffff
Enc	oding:	111k	kkkk kkl	kk kkkk	D	escription:	Clears the	contents	of the sp	pecified rea-
Des	cription:	Subroutine return addre the stack. T PC bits<12 bits of the F	call within 8K ess (PC+1) is he 13-bit value :0>. Then the u PC are copied	page. First, pushed onto i is loaded into upper-eight into PCLATH.		·	ister(s). s = 0: Data WREG are s = 1: Data cleared.	a memory e cleared. a memory	location	'f' and 'f' is
		Call is a ty	wo-cycle instru	iction.	W	ords:	1			
		See LCALL space.	for calls outsic	le 8K memory	С	ycles:	1			
Wor	ds:	1			Q	Cycle Activity:				
Cycl	es:	2				Q1	Q2	Q	3	Q4
QC	vcle Activitv:					Decode	Read	Exec	ute	Write
	Q1	Q2	Q3	Q4			iegister i			and other
	Decode	Read literal 'k'<7:0>	Execute	NOP						specified register
	Forced NOP	NOP	Execute	NOP] <u>E</u>	kample:	CLRF	FLAC	G_REG	
<u>Exa</u>	<u>mple</u> : Before Instru	HERE	CALL THE	RE		Before Instr FLAG_R	uction EG = 0x	κ5A		
	PC =	Address (HEI	RE)			After Instruc	tion			
	After Instruct PC =	tion Address(THI	ERE)			FLAG_R	EG = 0	« 00		

PC = Address(THERE) TOS = Address(HERE + 1)

INCI	F	Incre	men	t f		
Synt	tax:	[labe	e/]	INCF f	,d	
Ope	rands:	0 ≤ f : d ∈ [0	≤ 255),1]	5		
Ope	ration:	(f) + ´	$1 \rightarrow 0$	(dest)		
State	us Affected:	OV, C	, DC	C, Z		
Enco	oding:	000)1	010d	ffff	ffff
Des	cription:	The commente WREC back i	onten ed. If G. If 'o n reg	its of regi d' is 0 the d' is 1 the ister 'f'.	ister 'f' are e result is e result is	e incre- placed in placed
Wor	ds:	1				
Cycl	es:	1				
QC	ycle Activity:					
	Q1	Q2		Q	3	Q4
	Decode	Rea registe	d er'f'	Exect	ute de	Write to estination
<u>Exa</u>	mple:	INCF		CNT,	1	
	Before Instru	uction				
	CNT	= 0x	FF			
	Z C	= 0 = ?				
	After Instruct	tion				
	CNT	= 0x	00			
	Z C	= 1 = 1				

INCI	FSZ	Incremer	nt f, skip	if O	
Synt	ax:	[label]	INCFSZ	ź f,d	
Ope	rands:	0 ≤ f ≤ 25 d ∈ [0,1]	5		
Ope	ration:	(f) + 1 \rightarrow skip if res	(dest) sult = 0		
State	us Affected:	None			
Enco	oding:	0001	111d	ffff	ffff
Des	cription:	The conter mented. If WREG. If ' back in reg If the resul which is al and an NO it a two-cyc	nts of reg 'd' is 0 the d' is 1 the gister 'f'. t is 0, the ready feto P is exect cle instruct	ister 'f' a e result e result i next in: ched, is uted ins ction.	are incre- is placed in is placed struction, discarded, tead making
Wor	ds:	1			
Cycl	es:	1(2)			
QC	ycle Activity:				
	Q1	Q2	Q	3	Q4
	Decode	Read register 'f'	Exec	ute	Write to destination
lf sk	ip:				
	Q1	Q2	Q	3	Q4
	Forced NOP	NOP	Exec	ute	NOP
<u>Exa</u>	<u>mple</u> :	HERE NZERO ZERO	INCFSZ : :	CNT	, 1
	Before Instru PC	iction = Addres	S (HERE)	
	After Instruct CNT If CNT PC If CNT PC	ion = CNT + = 0; = Addres ≠ 0; = Addres	1 SS(ZERO)))	

TLW	т	Та	able Lato	ch Write		TST	FSZ	Test f, sk	tip if 0		
Synta	ax:	[/	abel] T	LWT t,f		Synt	ax:	[label]	TSTFSZ f		
Oper	ands:	0	≤ f ≤ 255	i		Ope	rands:	$0 \le f \le 25$	5		
		t e	፪ [0,1]			Ope	ration:	skip if f =	0		
Oper	ation:	lf	t = 0,	AT1		Statu	us Affected:	None			
		lf	$t \rightarrow IB$	LAIL;		Enco	oding:	0011	0011 f	fff	ffff
			$f \rightarrow TB$	LATH		Desc	cription:	lf 'f' = 0, th	e next instru	ction,	fetched
Statu	us Affected:	Ν	one					during the	current instru	uction	execution,
Enco	oding:		1010	01tx ff	f ffff			making thi	s a two-cycle	e instru	uction.
Desc	ription:	Da	ata from fi	le register 'f' is	s written into	Word	ds:	1			
		th	e 16-bit ta	ble latch (TBL	_AT).	Cycl	es:	1 (2)			
		lt i lf i	t = 1; high t = 0: low l	byte is written	٦	QC	cle Activity:				
		Tł	nis instruc	tion is used in	conjunction		Q1	Q2	Q3		Q4
		wi	th TABLW	r to transfer d	ata from data		Decode	Read	Execute		NOP
More		m 1	emory to p	program mem	ory.	lf ski	n.	register T			
Cuala	15.	1				11 51(1	р. Q1	Q2	Q3		Q4
Cycle	es:	1					Forced NOP	NOP	Execute		NOP
QCy			02	02	04	Evar	mple:	UFDF		יתיתי	
Γ			QZ Read	Execute	Q4 Write		<u>npie</u> .	NZERO	:	.11 1	
	Dooddo	reg	gister 'f'	Executo	register			ZERO :			
					TBLATH or TBLATL		Before Instru PC = Ado	uction dress(HERE)			
Exan	nple:	TI	LWT t	, RAM			After Instruct	tion			
E	Before Instru	uctio	n				If CNT	= 0: - A	k00, ddress (7EB	0)	
	t	=	0				If CNT	= ∧ ≠ 0:	x00,	.07	
	RAM TBLAT	=	0xB7 0x0000	(TBLATH =	0x00)		PC	= A	ddress (NZE	RO)	
				(TBLATL = (Dx00)						
/	After Instruc	tion									
		=	0xB7		0,00)						
	IDLAI	-	0x00B7	(TBLATT = (TBLATTT = (TBLATTTT = (TBLATTTT = (TBLATTTT = (TBLATTTT = (TBLATTTTTT = (TBLATTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT	0x00) 0xB7)						
I	Before Instru	uctio	n								
	t	=	1								
	RAM TBLAT	=	0xB7 0x0000	(TBLATH =	0x00)						
				(TBLATL = (0x00)						
1	After Instruc	tion									
	RAM TRI AT	=	0xB7 0xB700	(TBI ATH –	0xB7)						
		-	0.0100	(TBLATL = 0	0x00)						

NOTES:

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 18-17: IOL vs. VOL, VDD = 5V







Applicable Devices 42 R42 42A 43 R43 44



TABLE 19-11: MEMORY INTERFACE WRITE REQUIREMENTS (NOT SUPPORTED IN PIC17LC4X DEVICES)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tcy - 10	_	_	ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	0	_	_	ns	
152	TadV2wrL	Data out valid to $\overline{WR} \downarrow$ (data setup time)	0.25Tcy - 40	—	_	ns	
153	TwrH2adl	WR [↑] to data out invalid (data hold time)	_	0.25Tcy §	_	ns	
154	TwrL	WR pulse width	_	0.25TCY §	_	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.









PIC16C7X Family of Devices

E.5

				Clock	_	Memory			Peri	pheral	s			Features	
					1										Т
				DOW AY LOS	So l			Tallo	STAL S		Slott		\backslash	01.	
			-0	though t			ANA .		1 2	8.	RES CLAR	\backslash	(SHO)	HULL BOY	
			Touene	AN LA LARD	1	(S)2	ale .		6		uices	»бį	ν.	10-00	
		ir unu	NO2	W 10 LOLON	20.	inte Col	HON I		anuos		SUIS C	et or		Soler Thomas a	
	N.	it.	0 33	ALL LIFE	\mathbb{X}	and ser	\$\$ \	2			101	J.J.	JA JA	200 M	
PIC16C710	20	512	36	TMR0		I	I	4	4	13	3.0-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP	
PIC16C71	20	ź	36	TMR0				4	4	13	3.0-6.0	Yes	I	18-pin DIP, SOIC	
PIC16C711	20	Ę	89	TMR0				4	4	13	3.0-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP	
PIC16C72	20	2K	128	TMR0, TMR1, TMR2	-	SPI/I ² C	1	5	8	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP	
PIC16C73	20	4 K	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART		5	11	22	3.0-6.0	Yes	I	28-pin SDIP, SOIC	
PIC16C73A ⁽¹⁾	20	4 K	192	TMR0, TMR1, TMR2	7	SPI/I ² C, USART		5	11	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC	
PIC16C74	20	4 7	192	TMR0, TMR1, TMR2	7	SPI/I ² C, USART	Yes	ω	12	33	3.0-6.0	Yes	Ι	40-pin DIP; 44-pin PLCC, MQFP	
PIC16C74A ⁽¹⁾	20	4 7	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	Yes	8	12	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP	
All PI	C16/1	7 Fami	ily devi	ices have Power-	Б	Reset, se	lectable	Matcl	L gobh	Fimer,	selectable	code p	protect	and high I/O current	
capat	bility.	Ľ	- 11 11 -							-		1			
AIL FI Note 1: Pleas	ie cont	act yo	nıly aev ur loca	vices use serial particles office for	ava	gramming ilability of	with cit	ock pin device:	З.	ana a;	ata pin къ				