



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                     |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                            |
| Core Processor             | PIC                                                                                                                                                                 |
| Core Size                  | 8-Bit                                                                                                                                                               |
| Speed                      | 33MHz                                                                                                                                                               |
| Connectivity               | UART/USART                                                                                                                                                          |
| Peripherals                | POR, PWM, WDT                                                                                                                                                       |
| Number of I/O              | 33                                                                                                                                                                  |
| Program Memory Size        | 4KB (2K x 16)                                                                                                                                                       |
| Program Memory Type        | OTP                                                                                                                                                                 |
| EEPROM Size                | -                                                                                                                                                                   |
| RAM Size                   | 232 x 8                                                                                                                                                             |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 6V                                                                                                                                                           |
| Data Converters            | -                                                                                                                                                                   |
| Oscillator Type            | External                                                                                                                                                            |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                   |
| Mounting Type              | Surface Mount                                                                                                                                                       |
| Package / Case             | 44-TQFP                                                                                                                                                             |
| Supplier Device Package    | 44-TQFP (10x10)                                                                                                                                                     |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic17c42a-33i-pt">https://www.e-xfl.com/product-detail/microchip-technology/pic17c42a-33i-pt</a> |

Table of Contents

1.0 Overview ..... 5

2.0 PIC17C4X Device Varieties ..... 7

3.0 Architectural Overview ..... 9

4.0 Reset ..... 15

5.0 Interrupts ..... 21

6.0 Memory Organization ..... 29

7.0 Table Reads and Table Writes ..... 43

8.0 Hardware Multiplier ..... 49

9.0 I/O Ports ..... 53

10.0 Overview of Timer Resources ..... 65

11.0 Timer0 ..... 67

12.0 Timer1, Timer2, Timer3, PWMs and Captures ..... 71

13.0 Universal Synchronous Asynchronous Receiver Transmitter (USART) Module ..... 83

14.0 Special Features of the CPU ..... 99

15.0 Instruction Set Summary ..... 107

16.0 Development Support ..... 143

17.0 PIC17C42 Electrical Characteristics ..... 147

18.0 PIC17C42 DC and AC Characteristics ..... 163

19.0 PIC17CR42/42A/43/R43/44 Electrical Characteristics ..... 175

20.0 PIC17CR42/42A/43/R43/44 DC and AC Characteristics ..... 193

21.0 Packaging Information ..... 205

Appendix A: Modifications ..... 211

Appendix B: Compatibility ..... 211

Appendix C: What's New ..... 212

Appendix D: What's Changed ..... 212

Appendix E: PIC16/17 Microcontrollers ..... 213

Appendix F: Errata for PIC17C42 Silicon ..... 223

Index ..... 226

PIC17C4X Product Identification System ..... 237

For register and module descriptions in this data sheet, device legends show which devices apply to those sections. For example, the legend below shows that some features of only the PIC17C43, PIC17CR43, PIC17C44 are described in this section.

| Applicable Devices |     |     |    |     |    |
|--------------------|-----|-----|----|-----|----|
| 42                 | R42 | 42A | 43 | R43 | 44 |

**To Our Valued Customers**

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error from the previous version of the PIC17C4X Data Sheet (Literature Number DS30412B), please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

To assist you in the use of this document, Appendix C contains a list of new information in this data sheet, while Appendix D contains information that has changed

# PIC17C4X

---

NOTES:

## 4.1.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (1024Tosc) delay after  $\overline{\text{MCLR}}$  is detected high or a wake-up from SLEEP event occurs.

The OST time-out is invoked only for XT and LF oscillator modes on a Power-on Reset or a Wake-up from SLEEP.

The OST counts the oscillator pulses on the OSC1/CLKIN pin. The counter only starts incrementing after the amplitude of the signal reaches the oscillator input thresholds. This delay allows the crystal oscillator or resonator to stabilize before the device exits reset. The length of time-out is a function of the crystal/resonator frequency.

## 4.1.4 TIME-OUT SEQUENCE

On power-up the time-out sequence is as follows: First the internal POR signal goes high when the POR trip point is reached. If  $\overline{\text{MCLR}}$  is high, then both the OST and PWRT timers start. In general the PWRT time-out is longer, except with low frequency crystals/resonators. The total time-out also varies based on oscillator configuration. Table 4-1 shows the times that are associated with the oscillator configuration. Figure 4-2 and Figure 4-3 display these time-out sequences.

If the device voltage is not within electrical specification at the end of a time-out, the  $\overline{\text{MCLR}}/\text{VPP}$  pin must be held low until the voltage is within the device specification. The use of an external RC delay is sufficient for many of these applications.

**TABLE 4-1: TIME-OUT IN VARIOUS SITUATIONS**

| Oscillator Configuration | Power-up                      | Wake up from SLEEP | $\overline{\text{MCLR}}$ Reset |
|--------------------------|-------------------------------|--------------------|--------------------------------|
| XT, LF                   | Greater of: 96 ms or 1024Tosc | 1024Tosc           | —                              |
| EC, RC                   | Greater of: 96 ms or 1024Tosc | —                  | —                              |

The time-out sequence begins from the first rising edge of  $\overline{\text{MCLR}}$ .

Table 4-3 shows the reset conditions for some special registers, while Table 4-4 shows the initialization conditions for all the registers. The shaded registers (in Table 4-4) are for all devices except the PIC17C42. In the PIC17C42, the PRODH and PRODL registers are general purpose RAM.

**TABLE 4-2: STATUS BITS AND THEIR SIGNIFICANCE**

| $\overline{\text{TO}}$ | $\overline{\text{PD}}$ | Event                                                                                                  |
|------------------------|------------------------|--------------------------------------------------------------------------------------------------------|
| 1                      | 1                      | Power-on Reset, $\overline{\text{MCLR}}$ Reset during normal operation, or CLRWDI instruction executed |
| 1                      | 0                      | $\overline{\text{MCLR}}$ Reset during SLEEP or interrupt wake-up from SLEEP                            |
| 0                      | 1                      | WDT Reset during normal operation                                                                      |
| 0                      | 0                      | WDT Reset during SLEEP                                                                                 |

In Figure 4-2, Figure 4-3 and Figure 4-4,  $\text{TPWRT} > \text{TOST}$ , as would be the case in higher frequency crystals. For lower frequency crystals, (i.e., 32 kHz)  $\text{TOST}$  would be greater.

**TABLE 4-3: RESET CONDITION FOR THE PROGRAM COUNTER AND THE CPUSTA REGISTER**

| Event                                                  |                 | PCH:PCL               | CPUSTA    | OST Active         |
|--------------------------------------------------------|-----------------|-----------------------|-----------|--------------------|
| Power-on Reset                                         |                 | 0000h                 | --11 11-- | Yes                |
| $\overline{\text{MCLR}}$ Reset during normal operation |                 | 0000h                 | --11 11-- | No                 |
| $\overline{\text{MCLR}}$ Reset during SLEEP            |                 | 0000h                 | --11 10-- | Yes <sup>(2)</sup> |
| WDT Reset during normal operation                      |                 | 0000h                 | --11 01-- | No                 |
| WDT Reset during SLEEP <sup>(3)</sup>                  |                 | 0000h                 | --11 00-- | Yes <sup>(2)</sup> |
| Interrupt wake-up from SLEEP                           | GLINTD is set   | PC + 1                | --11 10-- | Yes <sup>(2)</sup> |
|                                                        | GLINTD is clear | PC + 1 <sup>(1)</sup> | --10 10-- | Yes <sup>(2)</sup> |

Legend: u = unchanged, x = unknown, - = unimplemented read as '0'.

Note 1: On wake-up, this instruction is executed. The instruction at the appropriate interrupt vector is fetched and then executed.

2: The OST is only active when the Oscillator is configured for XT or LF modes.

3: The Program Counter = 0, that is the device branches to the reset vector. This is different from the mid-range devices.

**TABLE 4-4: INITIALIZATION CONDITIONS FOR SPECIAL FUNCTION REGISTERS**

| Register               | Address | Power-on Reset | MCLR Reset<br>WDT Reset | Wake-up from SLEEP<br>through interrupt |
|------------------------|---------|----------------|-------------------------|-----------------------------------------|
| <b>Unbanked</b>        |         |                |                         |                                         |
| INDF0                  | 00h     | 0000 0000      | 0000 0000               | 0000 0000                               |
| FSR0                   | 01h     | xxxx xxxx      | uuuu uuuu               | uuuu uuuu                               |
| PCL                    | 02h     | 0000h          | 0000h                   | PC + 1 <sup>(2)</sup>                   |
| PCLATH                 | 03h     | 0000 0000      | 0000 0000               | uuuu uuuu                               |
| ALUSTA                 | 04h     | 1111 xxxx      | 1111 uuuu               | 1111 uuuu                               |
| T0STA                  | 05h     | 0000 000-      | 0000 000-               | 0000 000-                               |
| CPUSTA <sup>(3)</sup>  | 06h     | --11 11--      | --11 qq--               | --uu qq--                               |
| INTSTA                 | 07h     | 0000 0000      | 0000 0000               | uuuu uuuu <sup>(1)</sup>                |
| INDF1                  | 08h     | 0000 0000      | 0000 0000               | uuuu uuuu                               |
| FSR1                   | 09h     | xxxx xxxx      | uuuu uuuu               | uuuu uuuu                               |
| WREG                   | 0Ah     | xxxx xxxx      | uuuu uuuu               | uuuu uuuu                               |
| TMR0L                  | 0Bh     | xxxx xxxx      | uuuu uuuu               | uuuu uuuu                               |
| TMR0H                  | 0Ch     | xxxx xxxx      | uuuu uuuu               | uuuu uuuu                               |
| TBLPTRL <sup>(4)</sup> | 0Dh     | xxxx xxxx      | uuuu uuuu               | uuuu uuuu                               |
| TBLPTRH <sup>(4)</sup> | 0Eh     | xxxx xxxx      | uuuu uuuu               | uuuu uuuu                               |
| TBLPTRL <sup>(5)</sup> | 0Dh     | 0000 0000      | 0000 0000               | uuuu uuuu                               |
| TBLPTRH <sup>(5)</sup> | 0Eh     | 0000 0000      | 0000 0000               | uuuu uuuu                               |
| BSR                    | 0Fh     | 0000 0000      | 0000 0000               | uuuu uuuu                               |
| <b>Bank 0</b>          |         |                |                         |                                         |
| PORTA                  | 10h     | 0-xx xxxx      | 0-uu uuuu               | uuuu uuuu                               |
| DDRB                   | 11h     | 1111 1111      | 1111 1111               | uuuu uuuu                               |
| PORTB                  | 12h     | xxxx xxxx      | uuuu uuuu               | uuuu uuuu                               |
| RCSTA                  | 13h     | 0000 -00x      | 0000 -00u               | uuuu -uuu                               |
| RCREG                  | 14h     | xxxx xxxx      | uuuu uuuu               | uuuu uuuu                               |
| TXSTA                  | 15h     | 0000 --1x      | 0000 --1u               | uuuu --uu                               |
| TXREG                  | 16h     | xxxx xxxx      | uuuu uuuu               | uuuu uuuu                               |
| SPBRG                  | 17h     | xxxx xxxx      | uuuu uuuu               | uuuu uuuu                               |
| <b>Bank 1</b>          |         |                |                         |                                         |
| DDRC                   | 10h     | 1111 1111      | 1111 1111               | uuuu uuuu                               |
| PORTC                  | 11h     | xxxx xxxx      | uuuu uuuu               | uuuu uuuu                               |
| DDRD                   | 12h     | 1111 1111      | 1111 1111               | uuuu uuuu                               |
| PORTD                  | 13h     | xxxx xxxx      | uuuu uuuu               | uuuu uuuu                               |
| DDRE                   | 14h     | ---- -111      | ---- -111               | ---- -uuu                               |
| PORTE                  | 15h     | ---- -xxx      | ---- -uuu               | ---- -uuu                               |
| PIR                    | 16h     | 0000 0010      | 0000 0010               | uuuu uuuu <sup>(1)</sup>                |
| PIE                    | 17h     | 0000 0000      | 0000 0000               | uuuu uuuu                               |

Legend: u = unchanged, x = unknown, - = unimplemented read as '0', q = value depends on condition.

Note 1: One or more bits in INTSTA, PIR will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GLINTD bit is cleared, the PC is loaded with the interrupt vector.

3: See Table 4-3 for reset value of specific condition.

4: Only applies to the PIC17C42.

5: Does not apply to the PIC17C42.

# PIC17C4X


**TABLE 6-1: MODE MEMORY ACCESS**

| Operating Mode            | Internal Program Memory | Configuration Bits, Test Memory, Boot ROM |
|---------------------------|-------------------------|-------------------------------------------|
| Microprocessor            | No Access               | No Access                                 |
| Microcontroller           | Access                  | Access                                    |
| Extended Microcontroller  | Access                  | No Access                                 |
| Protected Microcontroller | Access                  | Access                                    |

The PIC17C4X can operate in modes where the program memory is off-chip. They are the microprocessor and extended microcontroller modes. The microprocessor mode is the default for an unprogrammed device.

Regardless of the processor mode, data memory is always on-chip.


**FIGURE 6-2: MEMORY MAP IN DIFFERENT MODES**



## 6.1.2 EXTERNAL MEMORY INTERFACE

When either microprocessor or extended microcontroller mode is selected, PORTC, PORTD and PORTE are configured as the system bus. PORTC and PORTD are the multiplexed address/data bus and PORTE is for the control signals. External components are needed to demultiplex the address and data. This can be done as shown in Figure 6-4. The waveforms of address and data are shown in Figure 6-3. For complete timings, please refer to the electrical specification section.

**FIGURE 6-3: EXTERNAL PROGRAM MEMORY ACCESS WAVEFORMS**



The system bus requires that there is no bus conflict (minimal leakage), so the output value (address) will be capacitively held at the desired value.

As the speed of the processor increases, external EPROM memory with faster access time must be used. Table 6-2 lists external memory speed requirements for a given PIC17C4X device frequency.

In extended microcontroller mode, when the device is executing out of internal memory, the control signals will continue to be active. That is, they indicate the action that is occurring in the internal memory. The external memory access is ignored.

This following selection is for use with Microchip EPROMs. For interfacing to other manufacturers memory, please refer to the electrical specifications of the desired PIC17C4X device, as well as the desired memory device to ensure compatibility.


**TABLE 6-2: EPROM MEMORY ACCESS TIME ORDERING SUFFIX**

| PIC17C4X<br>Oscillator<br>Frequency | Instruction<br>Cycle<br>Time (Tcy) | EPROM Suffix |                      |
|-------------------------------------|------------------------------------|--------------|----------------------|
|                                     |                                    | PIC17C42     | PIC17C43<br>PIC17C44 |
| 8 MHz                               | 500 ns                             | -25          | -25                  |
| 16 MHz                              | 250 ns                             | -12          | -15                  |
| 20 MHz                              | 200 ns                             | -90          | -10                  |
| 25 MHz                              | 160 ns                             | N.A.         | -70                  |
| 33 MHz                              | 121 ns                             | N.A.         | (1)                  |

Note 1: The access times for this requires the use of fast SRAMS.

**Note:** The external memory interface is not supported for the LC devices.

**FIGURE 6-4: TYPICAL EXTERNAL PROGRAM MEMORY CONNECTION DIAGRAM**



## 6.2 Data Memory Organization

Data memory is partitioned into two areas. The first is the General Purpose Registers (GPR) area, while the second is the Special Function Registers (SFR) area. The SFRs control the operation of the device.

Portions of data memory are banked, this is for both areas. The GPR area is banked to allow greater than 232 bytes of general purpose RAM. SFRs are for the registers that control the peripheral functions. Banking requires the use of control bits for bank selection. These control bits are located in the Bank Select Register (BSR). If an access is made to a location outside this banked region, the BSR bits are ignored. Figure 6-5 shows the data memory map organization for the PIC17C42 and Figure 6-6 for all of the other PIC17C4X devices.

Instructions MOVPF and MOVFP provide the means to move values from the peripheral area ("P") to any location in the register file ("F"), and vice-versa. The definition of the "P" range is from 0h to 1Fh, while the "F" range is 0h to FFh. The "P" range has six more locations than peripheral registers (eight locations for the PIC17C42 device) which can be used as General Purpose Registers. This can be useful in some applications where variables need to be copied to other locations in the general purpose RAM (such as saving status information during an interrupt).

The entire data memory can be accessed either directly or indirectly through file select registers FSR0 and FSR1 (Section 6.4). Indirect addressing uses the appropriate control bits of the BSR for accesses into the banked areas of data memory. The BSR is explained in greater detail in Section 6.8.

### 6.2.1 GENERAL PURPOSE REGISTER (GPR)

All devices have some amount of GPR area. The GPRs are 8-bits wide. When the GPR area is greater than 232, it must be banked to allow access to the additional memory space.

Only the PIC17C43 and PIC17C44 devices have banked memory in the GPR area. To facilitate switching between these banks, the MOVLRL bank instruction has been added to the instruction set. GPRs are not initialized by a Power-on Reset and are unchanged on all other resets.

### 6.2.2 SPECIAL FUNCTION REGISTERS (SFR)

The SFRs are used by the CPU and peripheral functions to control the operation of the device (Figure 6-5 and Figure 6-6). These registers are static RAM.

The SFRs can be classified into two sets, those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described here, while those related to a peripheral feature are described in the section for each peripheral feature.

The peripheral registers are in the banked portion of memory, while the core registers are in the unbanked region. To facilitate switching between the peripheral banks, the MOVLLB bank instruction has been provided.

7.0 TABLE READS AND TABLE WRITES

The PIC17C4X has four instructions that allow the processor to move data from the data memory space to the program memory space, and vice versa. Since the program memory space is 16-bits wide and the data memory space is 8-bits wide, two operations are required to move 16-bit values to/from the data memory.

The TLWT t, f and TABLWT t, i, f instructions are used to write data from the data memory space to the program memory space. The TLRD t, f and TABLRD t, i, f instructions are used to write data from the program memory space to the data memory space.

The program memory can be internal or external. For the program memory access to be external, the device needs to be operating in extended microcontroller or microprocessor mode.

Figure 7-1 through Figure 7-4 show the operation of these four instructions.

FIGURE 7-1: TLWT INSTRUCTION OPERATION





FIGURE 7-2: TABLWT INSTRUCTION OPERATION



**TABLE 9-5: PORTC FUNCTIONS**

| Name    | Bit  | Buffer Type | Function                                     |
|---------|------|-------------|----------------------------------------------|
| RC0/AD0 | bit0 | TTL         | Input/Output or system bus address/data pin. |
| RC1/AD1 | bit1 | TTL         | Input/Output or system bus address/data pin. |
| RC2/AD2 | bit2 | TTL         | Input/Output or system bus address/data pin. |
| RC3/AD3 | bit3 | TTL         | Input/Output or system bus address/data pin. |
| RC4/AD4 | bit4 | TTL         | Input/Output or system bus address/data pin. |
| RC5/AD5 | bit5 | TTL         | Input/Output or system bus address/data pin. |
| RC6/AD6 | bit6 | TTL         | Input/Output or system bus address/data pin. |
| RC7/AD7 | bit7 | TTL         | Input/Output or system bus address/data pin. |

Legend: TTL = TTL input.

**TABLE 9-6: REGISTERS/BITS ASSOCIATED WITH PORTC**

| Address     | Name  | Bit 7                             | Bit 6       | Bit 5       | Bit 4       | Bit 3       | Bit 2       | Bit 1       | Bit 0       | Value on Power-on Reset | Value on all other resets (Note1) |
|-------------|-------|-----------------------------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------------------|-----------------------------------|
| 11h, Bank 1 | PORTC | RC7/<br>AD7                       | RC6/<br>AD6 | RC5/<br>AD5 | RC4/<br>AD4 | RC3/<br>AD3 | RC2/<br>AD2 | RC1/<br>AD1 | RC0/<br>AD0 | xxxx xxxx               | uuuu uuuu                         |
| 10h, Bank 1 | DDRC  | Data direction register for PORTC |             |             |             |             |             |             |             | 1111 1111               | 1111 1111                         |

Legend: x = unknown, u = unchanged.

Note 1: Other (non power-up) resets include: external reset through  $\overline{\text{MCLR}}$  and the Watchdog Timer Reset.

## 11.0 TIMER0

The Timer0 module consists of a 16-bit timer/counter, TMR0. The high byte is TMR0H and the low byte is TMR0L. A software programmable 8-bit prescaler makes an effective 24-bit overflow timer. The clock source is also software programmable as either the internal instruction clock or the RA1/T0CKI pin. The control bits for this module are in register T0STA (Figure 11-1).

**FIGURE 11-1: T0STA REGISTER (ADDRESS: 05h, UNBANKED)**

|         |         |         |         |         |         |         |       |
|---------|---------|---------|---------|---------|---------|---------|-------|
| R/W - 0 | R/W - 0 | R/W - 0 | R/W - 0 | R/W - 0 | R/W - 0 | R/W - 0 | U - 0 |
| INTEDG  | T0SE    | T0CS    | PS3     | PS2     | PS1     | PS0     | —     |
| bit7    |         |         |         |         |         |         | bit0  |

R = Readable bit  
W = Writable bit  
U = Unimplemented, Read as '0'  
-n = Value at POR reset

bit 7: **INTEDG**: RA0/INT Pin Interrupt Edge Select bit  
This bit selects the edge upon which the interrupt is detected  
1 = Rising edge of RA0/INT pin generates interrupt  
0 = Falling edge of RA0/INT pin generates interrupt

bit 6: **T0SE**: Timer0 Clock Input Edge Select bit  
This bit selects the edge upon which TMR0 will increment  
When T0CS = 0  
1 = Rising edge of RA1/T0CKI pin increments TMR0 and/or generates a T0CKIF interrupt  
0 = Falling edge of RA1/T0CKI pin increments TMR0 and/or generates a T0CKIF interrupt  
When T0CS = 1  
Don't care

bit 5: **T0CS**: Timer0 Clock Source Select bit  
This bit selects the clock source for TMR0.  
1 = Internal instruction clock cycle (Tcy)  
0 = T0CKI pin

bit 4-1: **PS3:PS0**: Timer0 Prescale Selection bits  
These bits select the prescale value for TMR0.

| PS3:PS0 | Prescale Value |
|---------|----------------|
| 0000    | 1:1            |
| 0001    | 1:2            |
| 0010    | 1:4            |
| 0011    | 1:8            |
| 0100    | 1:16           |
| 0101    | 1:32           |
| 0110    | 1:64           |
| 0111    | 1:128          |
| 1xxx    | 1:256          |

bit 0: **Unimplemented**: Read as '0'

## 12.1.3.3.1 MAX RESOLUTION/FREQUENCY FOR EXTERNAL CLOCK INPUT

The use of an external clock for the PWM time-base (Timer1 or Timer2) limits the PWM output to a maximum resolution of 8-bits. The PWxDCL<7:6> bits must be kept cleared. Use of any other value will distort the PWM output. All resolutions are supported when internal clock mode is selected. The maximum attainable frequency is also lower. This is a result of the timing requirements of an external clock input for a timer (see the Electrical Specification section). The maximum PWM frequency, when the timers clock source is the RB4/TCLK12 pin, is shown in Table 12-3 (standard resolution mode).

## 12.2 Timer3

Timer3 is a 16-bit timer consisting of the TMR3H and TMR3L registers. TMR3H is the high byte of the timer and TMR3L is the low byte. This timer has an associated 16-bit period register (PR3H/CA1H:PR3L/CA1L). This period register can be software configured to be a second 16-bit capture register.

When the TMR3CS bit (TCON1<2>) is clear, the timer increments every instruction cycle ( $F_{osc}/4$ ). When TMR3CS is set, the timer increments on every falling edge of the RB5/TCLK3 pin. In either mode, the TMR3ON bit must be set for the timer to increment. When TMR3ON is clear, the timer will not increment or set the TMR3IF bit.

Timer3 has two modes of operation, depending on the CA1/PR3 bit (TCON2<3>). These modes are:

- One capture and one period register mode
- Dual capture register mode

The PIC17C4X has up to two 16-bit capture registers that capture the 16-bit value of TMR3 when events are detected on capture pins. There are two capture pins (RB0/CAP1 and RB1/CAP2), one for each capture register. The capture pins are multiplexed with PORTB pins. An event can be:

- a rising edge
- a falling edge
- every 4th rising edge
- every 16th rising edge

Each 16-bit capture register has an interrupt flag associated with it. The flag is set when a capture is made. The capture module is truly part of the Timer3 block. Figure 12-7 and Figure 12-8 show the block diagrams for the two modes of operation.

**TABLE 12-4: REGISTERS/BITS ASSOCIATED WITH PWM**

| Address       | Name   | Bit 7           | Bit 6  | Bit 5  | Bit 4  | Bit 3   | Bit 2  | Bit 1  | Bit 0  | Value on Power-on Reset | Value on all other resets (Note1) |
|---------------|--------|-----------------|--------|--------|--------|---------|--------|--------|--------|-------------------------|-----------------------------------|
| 16h, Bank 3   | TCON1  | CA2ED1          | CA2ED0 | CA1ED1 | CA1ED0 | T16     | TMR3CS | TMR2CS | TMR1CS | 0000 0000               | 0000 0000                         |
| 17h, Bank 3   | TCON2  | CA2OVF          | CA1OVF | PWM2ON | PWM1ON | CA1/PR3 | TMR3ON | TMR2ON | TMR1ON | 0000 0000               | 0000 0000                         |
| 10h, Bank 2   | TMR1   | Timer1 register |        |        |        |         |        |        |        | xxxx xxxx               | uuuu uuuu                         |
| 11h, Bank 2   | TMR2   | Timer2 register |        |        |        |         |        |        |        | xxxx xxxx               | uuuu uuuu                         |
| 16h, Bank 1   | PIR    | RBIF            | TMR3IF | TMR2IF | TMR1IF | CA2IF   | CA1IF  | TXIF   | RCIF   | 0000 0010               | 0000 0010                         |
| 17h, Bank 1   | PIE    | RBIE            | TMR3IE | TMR2IE | TMR1IE | CA2IE   | CA1IE  | TXIE   | RCIE   | 0000 0000               | 0000 0000                         |
| 07h, Unbanked | INTSTA | PEIF            | T0CKIF | T0IF   | INTF   | PEIE    | T0CKIE | T0IE   | INTE   | 0000 0000               | 0000 0000                         |
| 06h, Unbanked | CPUSTA | —               | —      | STKAV  | GLINTD | T0      | PD     | —      | —      | --11 11--               | --11 qq--                         |
| 10h, Bank 3   | PW1DCL | DC1             | DC0    | —      | —      | —       | —      | —      | —      | xx-- ----               | uu-- ----                         |
| 11h, Bank 3   | PW2DCL | DC1             | DC0    | TM2PW2 | —      | —       | —      | —      | —      | xx0- ----               | uu0- ----                         |
| 12h, Bank 3   | PW1DCH | DC9             | DC8    | DC7    | DC6    | DC5     | DC4    | DC3    | DC2    | xxxx xxxx               | uuuu uuuu                         |
| 13h, Bank 3   | PW2DCH | DC9             | DC8    | DC7    | DC6    | DC5     | DC4    | DC3    | DC2    | xxxx xxxx               | uuuu uuuu                         |

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on conditions, shaded cells are not used by PWM.

FIGURE 14-8: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 14-4: REGISTERS/BITS ASSOCIATED WITH THE WATCHDOG TIMER

| Address       | Name   | Bit 7 | Bit 6 | Bit 5 | Bit 4  | Bit 3           | Bit 2           | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other resets (Note1) |
|---------------|--------|-------|-------|-------|--------|-----------------|-----------------|-------|-------|-------------------------|-----------------------------------|
| —             | Config | —     | PM1   | —     | PM0    | WDTPS1          | WDTPS0          | FOSC1 | FOSC0 | (Note 2)                | (Note 2)                          |
| 06h, Unbanked | CPUSTA | —     | —     | STKAV | GLINTD | $\overline{TO}$ | $\overline{PD}$ | —     | —     | --11 11--               | --11 qq--                         |

Legend: - = unimplemented read as '0', q - value depends on condition, shaded cells are not used by the WDT.  
Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.  
2: This value will be as the device was programmed, or if unprogrammed, will read as all '1's.

## CALL Subroutine Call

**Syntax:** `[label] CALL k`

**Operands:**  $0 \leq k \leq 4095$

**Operation:**  $PC + 1 \rightarrow TOS$ ,  $k \rightarrow PC<12:0>$ ,  
 $k<12:8> \rightarrow PCLATH<4:0>$ ;  
 $PC<15:13> \rightarrow PCLATH<7:5>$

**Status Affected:** None

**Encoding:**

|      |      |      |      |
|------|------|------|------|
| 111k | kkkk | kkkk | kkkk |
|------|------|------|------|

**Description:** Subroutine call within 8K page. First, return address (PC+1) is pushed onto the stack. The 13-bit value is loaded into PC bits<12:0>. Then the upper-eight bits of the PC are copied into PCLATH. Call is a two-cycle instruction. See LCALL for calls outside 8K memory space.

**Words:** 1

**Cycles:** 2

### Q Cycle Activity:

| Q1         | Q2                    | Q3      | Q4  |
|------------|-----------------------|---------|-----|
| Decode     | Read literal 'k'<7:0> | Execute | NOP |
| Forced NOP | NOP                   | Execute | NOP |

**Example:**                HERE                CALL        THERE

Before Instruction

PC = Address (HERE)

After Instruction

PC = Address (THERE)

TOS = Address (HERE + 1)

## CLRF Clear f

**Syntax:** `[label] CLRF f,s`

**Operands:**  $0 \leq f \leq 255$

**Operation:**  $00h \rightarrow f$ ,  $s \in [0,1]$   
 $00h \rightarrow dest$

**Status Affected:** None

**Encoding:**

|      |      |      |      |
|------|------|------|------|
| 0010 | 100s | ffff | ffff |
|------|------|------|------|

**Description:** Clears the contents of the specified register(s).  
 $s = 0$ : Data memory location 'f' and WREG are cleared.  
 $s = 1$ : Data memory location 'f' is cleared.

**Words:** 1

**Cycles:** 1

**Q Cycle Activity:**

| Q1     | Q2                | Q3      | Q4                                              |
|--------|-------------------|---------|-------------------------------------------------|
| Decode | Read register 'f' | Execute | Write register 'f' and other specified register |

**Example:**                CLRF                FLAG\_REG

Before Instruction

FLAG\_REG = 0x5A

After Instruction

FLAG\_REG = 0x00

| INCF              |                                                                                                                                                | Increment f       |         |                      |      |      |
|-------------------|------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|---------|----------------------|------|------|
| Syntax:           | [ <i>label</i> ] INCF f,d                                                                                                                      |                   |         |                      |      |      |
| Operands:         | $0 \leq f \leq 255$<br>$d \in [0,1]$                                                                                                           |                   |         |                      |      |      |
| Operation:        | $(f) + 1 \rightarrow (\text{dest})$                                                                                                            |                   |         |                      |      |      |
| Status Affected:  | OV, C, DC, Z                                                                                                                                   |                   |         |                      |      |      |
| Encoding:         | 0001                                                                                                                                           |                   | 010d    |                      | ffff | ffff |
| Description:      | The contents of register 'f' are incremented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'. |                   |         |                      |      |      |
| Words:            | 1                                                                                                                                              |                   |         |                      |      |      |
| Cycles:           | 1                                                                                                                                              |                   |         |                      |      |      |
| Q Cycle Activity: |                                                                                                                                                |                   |         |                      |      |      |
|                   | Q1                                                                                                                                             | Q2                | Q3      | Q4                   |      |      |
|                   | Decode                                                                                                                                         | Read register 'f' | Execute | Write to destination |      |      |

Example: INCF CNT, 1

Before Instruction

CNT = 0xFF  
 Z = 0  
 C = ?

After Instruction

CNT = 0x00  
 Z = 1  
 C = 1

| INCFSZ           |                                                                                                                                                                                                                                                                                                                  | Increment f, skip if 0 |      |  |      |      |      |      |
|------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|------|--|------|------|------|------|
| Syntax:          | [ <i>label</i> ] INCFSZ f,d                                                                                                                                                                                                                                                                                      |                        |      |  |      |      |      |      |
| Operands:        | $0 \leq f \leq 255$<br>$d \in [0,1]$                                                                                                                                                                                                                                                                             |                        |      |  |      |      |      |      |
| Operation:       | $(f) + 1 \rightarrow (\text{dest})$<br>skip if result = 0                                                                                                                                                                                                                                                        |                        |      |  |      |      |      |      |
| Status Affected: | None                                                                                                                                                                                                                                                                                                             |                        |      |  |      |      |      |      |
| Encoding:        | <table border="1"><tr><td>0001</td><td>111d</td><td>ffff</td><td>ffff</td></tr></table>                                                                                                                                                                                                                          |                        |      |  | 0001 | 111d | ffff | ffff |
| 0001             | 111d                                                                                                                                                                                                                                                                                                             | ffff                   | ffff |  |      |      |      |      |
| Description:     | <p>The contents of register 'f' are incremented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'.</p> <p>If the result is 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead making it a two-cycle instruction.</p> |                        |      |  |      |      |      |      |
| Words:           | 1                                                                                                                                                                                                                                                                                                                |                        |      |  |      |      |      |      |
| Cycles:          | 1(2)                                                                                                                                                                                                                                                                                                             |                        |      |  |      |      |      |      |

Q Cycle Activity:

If skip:

| Q1         | Q2  | Q3      | Q4  |
|------------|-----|---------|-----|
| Forced NOP | NOP | Execute | NOP |

Example:      HERE      INCFSZ      CNT, 1  
                  NZERO      :  
                  ZERO      :

Before Instruction

PC = Address (HERE)

After Instruction

CNT = CNT + 1  
 If CNT = 0;  
     PC = Address(ZERO)  
 If CNT  $\neq$  0;  
     PC = Address(NZERO)

| TLWT              |                                                                                                                                                                                                                                                                  | Table Latch Write |      |         |      |                                 |      |      |
|-------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|------|---------|------|---------------------------------|------|------|
| Syntax:           | [ <i>label</i> ] TLWT t,f                                                                                                                                                                                                                                        |                   |      |         |      |                                 |      |      |
| Operands:         | $0 \leq f \leq 255$<br>$t \in [0,1]$                                                                                                                                                                                                                             |                   |      |         |      |                                 |      |      |
| Operation:        | If $t = 0$ ,<br>$f \rightarrow \text{TBLATL}$ ;<br>If $t = 1$ ,<br>$f \rightarrow \text{TBLATH}$                                                                                                                                                                 |                   |      |         |      |                                 |      |      |
| Status Affected:  | None                                                                                                                                                                                                                                                             |                   |      |         |      |                                 |      |      |
| Encoding:         | <table border="1"><tr><td>1010</td><td>01tx</td><td>ffff</td><td>ffff</td></tr></table>                                                                                                                                                                          |                   |      |         | 1010 | 01tx                            | ffff | ffff |
| 1010              | 01tx                                                                                                                                                                                                                                                             | ffff              | ffff |         |      |                                 |      |      |
| Description:      | Data from file register 'f' is written into the 16-bit table latch (TBLAT).<br>If $t = 1$ ; high byte is written<br>If $t = 0$ ; low byte is written<br>This instruction is used in conjunction with TABLWT to transfer data from data memory to program memory. |                   |      |         |      |                                 |      |      |
| Words:            | 1                                                                                                                                                                                                                                                                |                   |      |         |      |                                 |      |      |
| Cycles:           | 1                                                                                                                                                                                                                                                                |                   |      |         |      |                                 |      |      |
| Q Cycle Activity: |                                                                                                                                                                                                                                                                  |                   |      |         |      |                                 |      |      |
| Q1                |                                                                                                                                                                                                                                                                  | Q2                |      | Q3      |      | Q4                              |      |      |
| Decode            |                                                                                                                                                                                                                                                                  | Read register 'f' |      | Execute |      | Write register TBLATH or TBLATL |      |      |

**Example:** TLWT t, RAM

Before Instruction

t = 0  
RAM = 0xB7  
TBLAT = 0x0000 (TBLATH = 0x00)  
(TBLATL = 0x00)

After Instruction

RAM = 0xB7  
TBLAT = 0x00B7 (TBLATH = 0x00)  
(TBLATL = 0xB7)

Before Instruction

t = 1  
RAM = 0xB7  
TBLAT = 0x0000 (TBLATH = 0x00)  
(TBLATL = 0x00)

After Instruction

RAM = 0xB7  
TBLAT = 0xB700 (TBLATH = 0xB7)  
(TBLATL = 0x00)

| TSTFSZ            |                                                                                                                                                              | Test f, skip if 0 |      |         |      |      |      |      |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|------|---------|------|------|------|------|
| Syntax:           | [ <i>label</i> ] TSTFSZ f                                                                                                                                    |                   |      |         |      |      |      |      |
| Operands:         | $0 \leq f \leq 255$                                                                                                                                          |                   |      |         |      |      |      |      |
| Operation:        | skip if f = 0                                                                                                                                                |                   |      |         |      |      |      |      |
| Status Affected:  | None                                                                                                                                                         |                   |      |         |      |      |      |      |
| Encoding:         | <table><tr><td>0011</td><td>0011</td><td>ffff</td><td>ffff</td></tr></table>                                                                                 |                   |      |         | 0011 | 0011 | ffff | ffff |
| 0011              | 0011                                                                                                                                                         | ffff              | ffff |         |      |      |      |      |
| Description:      | If 'f' = 0, the next instruction, fetched during the current instruction execution, is discarded and an NOP is executed making this a two-cycle instruction. |                   |      |         |      |      |      |      |
| Words:            | 1                                                                                                                                                            |                   |      |         |      |      |      |      |
| Cycles:           | 1 (2)                                                                                                                                                        |                   |      |         |      |      |      |      |
| Q Cycle Activity: |                                                                                                                                                              |                   |      |         |      |      |      |      |
| Q1                |                                                                                                                                                              | Q2                |      | Q3      |      | Q4   |      |      |
| Decode            |                                                                                                                                                              | Read register 'f' |      | Execute |      | NOP  |      |      |
| If skip:          |                                                                                                                                                              |                   |      |         |      |      |      |      |
| Q1                |                                                                                                                                                              | Q2                |      | Q3      |      | Q4   |      |      |
| Forced NOP        |                                                                                                                                                              | NOP               |      | Execute |      | NOP  |      |      |

**Example:** HERE TSTFSZ CNT  
NZERO :  
ZERO :

Before Instruction

PC = Address(HERE)

After Instruction

If CNT = 0x00,  
PC = Address (ZERO)  
If CNT  $\neq$  0x00,  
PC = Address (NZERO)

# PIC17C4X

---

NOTES:

# PIC17C4X

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 18-17:  $I_{OH}$  vs.  $V_{OL}$ ,  $V_{DD} = 5V$






FIGURE 18-18:  $V_{TH}$  (INPUT THRESHOLD VOLTAGE) OF I/O PINS (TTL) vs.  $V_{DD}$



# PIC17C4X

Applicable Devices 42 R42 42A 43 R43 44

**FIGURE 19-11: MEMORY INTERFACE WRITE TIMING (NOT SUPPORTED IN PIC17LC4X DEVICES)**



**TABLE 19-11: MEMORY INTERFACE WRITE REQUIREMENTS (NOT SUPPORTED IN PIC17LC4X DEVICES)**


| Parameter No. | Sym      | Characteristic                                            | Min          | Typ†      | Max | Units | Conditions |
|---------------|----------|-----------------------------------------------------------|--------------|-----------|-----|-------|------------|
| 150           | TadV2aLL | AD<15:0> (address) valid to ALE↓<br>(address setup time)  | 0.25Tcy - 10 | —         | —   | ns    |            |
| 151           | TaLL2adI | ALE↓ to address out invalid<br>(address hold time)        | 0            | —         | —   | ns    |            |
| 152           | TadV2wrL | Data out valid to $\overline{WR}$ ↓<br>(data setup time)  | 0.25Tcy - 40 | —         | —   | ns    |            |
| 153           | TwrH2adI | $\overline{WR}$ ↑ to data out invalid<br>(data hold time) | —            | 0.25Tcy § | —   | ns    |            |
| 154           | TwrL     | $\overline{WR}$ pulse width                               | —            | 0.25Tcy § | —   | ns    |            |

\* These parameters are characterized but not tested.


† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

**FIGURE 20-7: TYPICAL  $I_{DD}$  vs. FREQUENCY (EXTERNAL CLOCK 25°C)**



**FIGURE 20-8: MAXIMUM  $I_{DD}$  vs. FREQUENCY (EXTERNAL CLOCK 125°C TO -40°C)**



## E.5 PIC16C7X Family of Devices

|                          | Clock                                |                                  | Memory              |                     | Peripherals                    |                                            |                                |                   |          | Features              |                               |                 |          |                                  |                                        |
|--------------------------|--------------------------------------|----------------------------------|---------------------|---------------------|--------------------------------|--------------------------------------------|--------------------------------|-------------------|----------|-----------------------|-------------------------------|-----------------|----------|----------------------------------|----------------------------------------|
|                          | Maximum Frequency of Operation (MHz) | EPROM Program Memory (Kx4 words) | Data Memory (bytes) | Timer Modules(s)    | Capture/Compare/PWM Modules(s) | Serial Ports (SPI/I <sup>2</sup> C, USART) | A/D Converter (8-bit) Channels | Interrupt Sources | I/O Pins | Voltage Range (Volts) | In-Circuit Serial Programming | Brown-out Reset | Packages |                                  |                                        |
| PIC16C710                | 20                                   | 512                              | 36                  | TMR0                | —                              | —                                          | —                              | 4                 | 4        | 13                    | 3.0-6.0                       | Yes             | Yes      | 18-pin DIP, SOIC;<br>20-pin SSOP |                                        |
| PIC16C71                 | 20                                   | 1K                               | 36                  | TMR0                | —                              | —                                          | —                              | —                 | 4        | 4                     | 13                            | 3.0-6.0         | Yes      | —                                | 18-pin DIP, SOIC                       |
| PIC16C711                | 20                                   | 1K                               | 68                  | TMR0                | —                              | —                                          | —                              | —                 | 4        | 4                     | 13                            | 3.0-6.0         | Yes      | Yes                              | 18-pin DIP, SOIC;<br>20-pin SSOP       |
| PIC16C72                 | 20                                   | 2K                               | 128                 | TMR0,<br>TMR1, TMR2 | 1                              | SPI/I <sup>2</sup> C                       | —                              | —                 | 5        | 8                     | 22                            | 2.5-6.0         | Yes      | Yes                              | 28-pin SDIP, SOIC, SSOP                |
| PIC16C73                 | 20                                   | 4K                               | 192                 | TMR0,<br>TMR1, TMR2 | 2                              | SPI/I <sup>2</sup> C,<br>USART             | —                              | —                 | 5        | 11                    | 22                            | 3.0-6.0         | Yes      | —                                | 28-pin SDIP, SOIC                      |
| PIC16C73A <sup>(1)</sup> | 20                                   | 4K                               | 192                 | TMR0,<br>TMR1, TMR2 | 2                              | SPI/I <sup>2</sup> C,<br>USART             | —                              | —                 | 5        | 11                    | 22                            | 2.5-6.0         | Yes      | Yes                              | 28-pin SDIP, SOIC                      |
| PIC16C74                 | 20                                   | 4K                               | 192                 | TMR0,<br>TMR1, TMR2 | 2                              | SPI/I <sup>2</sup> C,<br>USART             | Yes                            | Yes               | 8        | 12                    | 33                            | 3.0-6.0         | Yes      | —                                | 40-pin DIP;<br>44-pin PLCC, MQFP       |
| PIC16C74A <sup>(1)</sup> | 20                                   | 4K                               | 192                 | TMR0,<br>TMR1, TMR2 | 2                              | SPI/I <sup>2</sup> C,<br>USART             | Yes                            | Yes               | 8        | 12                    | 33                            | 2.5-6.0         | Yes      | Yes                              | 40-pin DIP;<br>44-pin PLCC, MQFP, TQFP |

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

All PIC16C7X Family devices use serial programming with clock pin RB6 and data pin RB7.

Note 1: Please contact your local sales office for availability of these devices.