



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 16MHz |
| Connectivity | UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 33 |
| Program Memory Size | 4KB (2K x 16) |
| Program Memory Type | ОТР |
| EEPROM Size | - |
| RAM Size | 232 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 6V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-LCC (J-Lead) |
| Supplier Device Package | 44-PLCC (16.59x16.59) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic17c42at-16-l |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

6.2.2.2 CPU STATUS REGISTER (CPUSTA)

The CPUSTA register contains the status and control bits for the CPU. This register is used to globally enable/disable interrupts. If only a specific interrupt is desired to be enabled/disabled, please refer to the INTerrupt STAtus (INTSTA) register and the Peripheral Interrupt Enable (PIE) register. This register also indicates if the stack is available and contains the Power-down (PD) and Time-out (TO) bits. The TO, PD, and STKAV bits are not writable. These bits are set and cleared according to device logic. Therefore, the result of an instruction with the CPUSTA register as destination may be different than intended.

FIGURE 6-8: CPUSTA REGISTER (ADDRESS: 06h, UNBANKED)



6.2.2.3 TMR0 STATUS/CONTROL REGISTER (T0STA)

This register contains various control bits. Bit7 (INTEDG) is used to control the edge upon which a signal on the RA0/INT pin will set the RB0/INT interrupt flag. The other bits configure the Timer0 prescaler and clock source. (Figure 11-1).

FIGURE 6-9: T0STA REGISTER (ADDRESS: 05h, UNBANKED)

| R/W - 0 INTED0 bit7 |) R/W - 0 R/ G TOSE T | <u>/W - 0 R/W - 0</u> OCS PS3 | R/W - 0 PS2 | <u>R/W - 0</u> PS1 | R/W - 0 PS0 | U - 0 — bit0 | R = Readable bit W = Writable bit U = Unimplemented, reads as '0' |
|---------------------------|--|--|--|--|-------------------------------------|------------------------------|--|
| bit 7: | INTEDG: RA0/ This bit selects 1 = Rising edge 0 = Falling edge | INT Pin Interrupt E the edge upon wh of RA0/INT pin g e of RA0/INT pin g | dge Selec nich the int enerates ir enerates i | t bit errupt is d nterrupt nterrupt | etected. | | -n = Value at POR reset |
| bit 6: | TOSE : Timer0 (This bit selects <u>When TOCS =</u> 1 = Rising edge 0 = Falling edg <u>When TOCS =</u> Don't care | Clock Input Edge S the edge upon wh <u>0</u> e of RA1/T0CKI pin e of RA1/T0CKI pin <u>1</u> | Select bit hich TMR0 n incremer n incremer | will incren hts TMR0 a hts TMR0 a | nent. and/or gene and/or gene | erates a TOC erates a TOC | KIF interrupt KIF interrupt |
| bit 5: | TOCS : Timer0 This bit selects 1 = Internal ins 0 = TOCKI pin | Clock Source Sele the clock source f truction clock cycle | ct bit or Timer0. e (TCY) | | | | |
| bit 4-1: | PS3:PS0: Time These bits sele | er0 Prescale Selected the prescale va | tion bits lue for Tim | er0. | | | |
| | PS3:PS0 | Prescale Value | • | | | | |
| | 0000 0001 0010 010 0100 0101 0110 0111 1xxx | 1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256 | | | | | |
| bit 0: | Unimplemente | ed: Read as '0' | | | | | |

6.3 <u>Stack Operation</u>

The PIC17C4X devices have a 16 x 16-bit wide hardware stack (Figure 6-1). The stack is not part of either the program or data memory space, and the stack pointer is neither readable nor writable. The PC is "PUSHed" onto the stack when a CALL instruction is executed or an interrupt is acknowledged. The stack is "POPed" in the event of a RETURN, RETLW, or a RETFIE instruction execution. PCLATH is not affected by a "PUSH" or a "POP" operation.

The stack operates as a circular buffer, with the stack pointer initialized to '0' after all resets. There is a stack available bit (STKAV) to allow software to ensure that the stack has not overflowed. The STKAV bit is set after a device reset. When the stack pointer equals Fh, STKAV is cleared. When the stack pointer rolls over from Fh to 0h, the STKAV bit will be held clear until a device reset.

- **Note 1:** There is not a status bit for stack underflow. The STKAV bit can be used to detect the underflow which results in the stack pointer being at the top of stack.
- Note 2: There are no instruction mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt vector.
- Note 3: After a reset, if a "POP" operation occurs before a "PUSH" operation, the STKAV bit will be cleared. This will appear as if the stack is full (underflow has occurred). If a "PUSH" operation occurs next (before another "POP"), the STKAV bit will be locked clear. Only a device reset will cause this bit to set.

After the device is "PUSHed" sixteen times (without a "POP"), the seventeenth push overwrites the value from the first push. The eighteenth push overwrites the second push (and so on).

6.4 Indirect Addressing

Indirect addressing is a mode of addressing data memory where the data memory address in the instruction is not fixed. That is, the register that is to be read or written can be modified by the program. This can be useful for data tables in the data memory. Figure 6-10 shows the operation of indirect addressing. This shows the moving of the value to the data memory address specified by the value of the FSR register.

Example 6-1 shows the use of indirect addressing to clear RAM in a minimum number of instructions. A similar concept could be used to move a defined number of bytes (block) of data to the USART transmit register (TXREG). The starting address of the block of data to be transmitted could easily be modified by the program.

FIGURE 6-10: INDIRECT ADDRESSING



7.1 <u>Table Writes to Internal Memory</u>

A table write operation to internal memory causes a long write operation. The long write is necessary for programming the internal EPROM. Instruction execution is halted while in a long write cycle. The long write will be terminated by any enabled interrupt. To ensure that the EPROM location has been well programmed, a minimum programming time is required (see specification #D114). Having only one interrupt enabled to terminate the long write ensures that no unintentional interrupts will prematurely terminate the long write.

The sequence of events for programming an internal program memory location should be:

- 1. Disable all interrupt sources, except the source to terminate EPROM program write.
- 2. Raise MCLR/VPP pin to the programming voltage.
- 3. Clear the WDT.
- 4. Do the table write. The interrupt will terminate the long write.
- 5. Verify the memory location (table read).
 - **Note:** Programming requirements must be met. See timing specification in electrical specifications for the desired device. Violating these specifications (including temperature) may result in EPROM locations that are not fully programmed and may lose their state over time.

7.1.1 TERMINATING LONG WRITES

An interrupt source or reset are the only events that terminate a long write operation. Terminating the long write from an interrupt source requires that the interrupt enable and flag bits are set. The GLINTD bit only enables the vectoring to the interrupt address.

If the TOCKI, RA0/INT, or TMR0 interrupt source is used to terminate the long write; the interrupt flag, of the highest priority enabled interrupt, will terminate the long write and automatically be cleared.

- **Note 1:** If an interrupt is pending, the TABLWT is aborted (an NOP is executed). The highest priority pending interrupt, from the TOCKI, RA0/INT, or TMR0 sources that is enabled, has its flag cleared.
- **Note 2:** If the interrupt is not being used for the program write timing, the interrupt should be disabled. This will ensure that the interrupt is not lost, nor will it terminate the long write prematurely.

If a peripheral interrupt source is used to terminate the long write, the interrupt enable and flag bits must be set. The interrupt flag will not be automatically cleared upon the vectoring to the interrupt vector address.

If the GLINTD bit is cleared prior to the long write, when the long write is terminated, the program will branch to the interrupt vector.

If the GLINTD bit is set prior to the long write, when the long write is terminated, the program will not vector to the interrupt address.

| Interrupt Source | GLINTD | Enable Bit | Flag Bit | Action |
|-------------------------|--------|---------------|-------------|---|
| RA0/INT, TMR0, T0CKI | 0 | 1 | 1 | Terminate long table write (to internal program memory), branch to interrupt vector (branch clears flag bit). |
| | 0 | 1 | 0 | None |
| | 1 | 0 | x | None |
| | 1 | 1 | 1 | Terminate table write, do not branch to interrupt vector (flag is automatically cleared). |
| Peripheral | 0 | 1 | 1 | Terminate table write, branch to interrupt vector. |
| | 0 | 1 | 0 | None |
| | 1 | 0 | x | None |
| | 1 | 1 | 1 | Terminate table write, do not branch to interrupt vector (flag is set). |

TABLE 7-1: INTERRUPT - TABLE WRITE INTERACTION

TABLE 9-5: PORTC FUNCTIONS

| Name | Bit | Buffer Type | Function |
|---------|------|-------------|--|
| RC0/AD0 | bit0 | TTL | Input/Output or system bus address/data pin. |
| RC1/AD1 | bit1 | TTL | Input/Output or system bus address/data pin. |
| RC2/AD2 | bit2 | TTL | Input/Output or system bus address/data pin. |
| RC3/AD3 | bit3 | TTL | Input/Output or system bus address/data pin. |
| RC4/AD4 | bit4 | TTL | Input/Output or system bus address/data pin. |
| RC5/AD5 | bit5 | TTL | Input/Output or system bus address/data pin. |
| RC6/AD6 | bit6 | TTL | Input/Output or system bus address/data pin. |
| RC7/AD7 | bit7 | TTL | Input/Output or system bus address/data pin. |

Legend: TTL = TTL input.

TABLE 9-6: REGISTERS/BITS ASSOCIATED WITH PORTC

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other resets (Note1) |
|-------------|-------|-------------|---------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------------------------|---|
| 11h, Bank 1 | PORTC | RC7/ AD7 | RC6/ AD6 | RC5/ AD5 | RC4/ AD4 | RC3/ AD3 | RC2/ AD2 | RC1/ AD1 | RC0/ AD0 | XXXX XXXX | uuuu uuuu |
| 10h, Bank 1 | DDRC | Data dired | ction registe | er for PORT | 5 | | | | | 1111 1111 | 1111 1111 |

Legend: x = unknown, u = unchanged.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

10.0 OVERVIEW OF TIMER RESOURCES

The PIC17C4X has four timer modules. Each module can generate an interrupt to indicate that an event has occurred. These timers are called:

- Timer0 16-bit timer with programmable 8-bit
- prescaler
- Timer1 8-bit timer
- Timer2 8-bit timer
- Timer3 16-bit timer

For enhanced time-base functionality, two input Captures and two Pulse Width Modulation (PWM) outputs are possible. The PWMs use the TMR1 and TMR2 resources and the input Captures use the TMR3 resource.

10.1 <u>Timer0 Overview</u>

The Timer0 module is a simple 16-bit overflow counter. The clock source can be either the internal system clock (Fosc/4) or an external clock.

The Timer0 module also has a programmable prescaler option. The PS3:PS0 bits (T0STA<4:1>) determine the prescaler value. TMR0 can increment at the following rates: 1:1, 1:2, 1:4, 1:8, 1:16, 1:32, 1:64, 1:128, 1:256.

When TImer0's clock source is an external clock, the Timer0 module can be selected to increment on either the rising or falling edge.

Synchronization of the external clock occurs after the prescaler. When the prescaler is used, the external clock frequency may be higher then the device's frequency. The maximum frequency is 50 MHz, given the high and low time requirements of the clock.

10.2 <u>Timer1 Overview</u>

The TImer0 module is an 8-bit timer/counter with an 8bit period register (PR1). When the TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB4/TCLK12 pin, which can also be selected to be the clock for the Timer2 module.

TMR1 can be concatenated to TMR2 to form a 16-bit timer. The TMR1 register is the LSB and TMR2 is the MSB. When in the 16-bit timer mode, there is a corresponding 16-bit period register (PR2:PR1). When the TMR2:TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled.

10.3 <u>Timer2 Overview</u>

The TMR2 module is an 8-bit timer/counter with an 8bit period register (PR2). When the TMR2 value rolls over from the period match value to 0h, the TMR2IF flag is set, and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB4/TCLK12 pin, which can also be selected to be the clock for the TMR1 module.

TMR1 can be concatenated to TMR2 to form a 16-bit timer. The TMR2 register is the MSB and TMR1 is the LSB. When in the 16-bit timer mode, there is a corresponding 16-bit period register (PR2:PR1). When the TMR2:TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled.

10.4 <u>Timer3 Overview</u>

The TImer3 module is a 16-bit timer/counter with a 16bit period register. When the TMR3H:TMR3L value rolls over to 0h, the TMR3IF bit is set and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB5/TCLK3 pin.

When operating in the dual capture mode, the period registers become the second 16-bit capture register.

10.5 Role of the Timer/Counters

The timer modules are general purpose, but have dedicated resources associated with them. Tlmer1 and Timer2 are the time-bases for the two Pulse Width Modulation (PWM) outputs, while Timer3 is the timebase for the two input captures.

© 1996 Microchip Technology Inc.

12.1.3 USING PULSE WIDTH MODULATION (PWM) OUTPUTS WITH TMR1 AND TMR2

Two high speed pulse width modulation (PWM) outputs are provided. The PWM1 output uses Timer1 as its time-base, while PWM2 may be software configured to use either Timer1 or Timer2 as the time-base. The PWM outputs are on the RB2/PWM1 and RB3/PWM2 pins.

Each PWM output has a maximum resolution of 10-bits. At 10-bit resolution, the PWM output frequency is 24.4 kHz (@ 25 MHz clock) and at 8-bit resolution the PWM output frequency is 97.7 kHz. The duty cycle of the output can vary from 0% to 100%.

Figure 12-5 shows a simplified block diagram of the PWM module. The duty cycle register is double buffered for glitch free operation. Figure 12-6 shows how a glitch could occur if the duty cycle registers were not double buffered.

The user needs to set the PWM1ON bit (TCON2<4>) to enable the PWM1 output. When the PWM1ON bit is set, the RB2/PWM1 pin is configured as PWM1 output and forced as an output irrespective of the data direction bit (DDRB<2>). When the PWM1ON bit is clear, the pin behaves as a port pin and its direction is controlled by its data direction bit (DDRB<2>). Similarly, the PWM2ON (TCON2<5>) bit controls the configuration of the RB3/PWM2 pin.

FIGURE 12-5: SIMPLIFIED PWM BLOCK DIAGRAM





FIGURE 12-6: PWM OUTPUT

| ADD | DLW | eral to W | REG | | | | | | | |
|------------|--------------------------|--------------------------------------|----------------------|------------------|-----------------|----------------------|--|--|--|--|
| Synt | ax: | [label] A | ADDLW | k | | | | | | |
| Ope | rands: | $0 \le k \le 255$ | | | | | | | | |
| Ope | ration: | (WREG) | + k \rightarrow (V | VREG | i) | | | | | |
| State | us Affected: | OV, C, D0 | C, Z | | | | | | | |
| Enco | oding: | 1011 | 0001 | kkk | k | kkkk | | | | |
| Des | cription: | The conter 8-bit literal WREG. | nts of WR | EG are e resu | e ado Ilt is | ded to the placed in | | | | |
| Wor | ds: | 1 | 1 | | | | | | | |
| Cycl | es: | 1 | 1 | | | | | | | |
| QC | vcle Activity: | | | | | | | | | |
| | Q1 | Q2 | Q3 | 3 | | Q4 | | | | |
| | Decode | Read literal 'k' | Exect | ute | V V | Vrite to VREG | | | | |
| <u>Exa</u> | mple: | ADDLW | 0x15 | | | | | | | |
| | Before Instrue WREG = | ction 0x10 | | | | | | | | |

| ADD | WF | A | DD WR | EG to f | | | | | |
|-------------|-------------------------------|------------------|--------------------------------------|--------------------------------------|------------------------------|--------------------------|--------------------------------|--|--|
| Synta | ax: | [<i>l</i> á | abel]A | DDWF | f,d | | | | |
| Oper | ands: | 0 ≤ d ∉ | $0 \le f \le 255$ $d \in [0,1]$ | | | | | | |
| Oper | ation: | (W | /REG) | + (f) \rightarrow (| dest) | | | | |
| Statu | is Affected: | O\ | /, C, D0 | C, Z | | | | | |
| Enco | oding: | | 0000 | 111d | fff | f | ffff | | |
| Desc | ription: | Ad res res | d WREC sult is sto sult is sto | G to regis pred in W pred back | ter 'f'. I REG. in reg | f 'd' If 'd' jiste | is 0 the is 1 the r 'f'. | | |
| Word | ls: | 1 | | | | | | | |
| Cycle | es: | 1 | | | | | | | |
| Q Cy | cle Activity: | | | | | | | | |
| | Q1 | | Q2 | Q | 3 | | Q4 | | |
| | Decode | F reg | Read ister 'f' | Exec | ute | V de: | Vrite to stination | | |
| <u>Exan</u> | nple: | AD | DWF | REG, | 0 | | | | |
| I | Before Instru WREG REG | ictior = = | 0x17 0xC2 | | | | | | |
| , | After Instruct WREG REG | ion = = | 0xD9 0xC2 | | | | | | |

After Instruction WREG = 0x25

| RET | FIE | Return fi | rom Inte | rrupt | | | | | |
|------------|--------------------------------|--|--|--|---|--|--|--|--|
| Syn | tax: | [label] | RETFIE | | | | | | |
| Ope | rands: | None | None | | | | | | |
| Ope | eration: | TOS \rightarrow (I 0 \rightarrow GLIN PCLATH | TOS \rightarrow (PC); 0 \rightarrow GLINTD; PCLATH is unchanged. | | | | | | |
| Stat | us Affected: | GLINTD | | | | | | | |
| Enc | oding: | 0000 | 0000 | 0000 | 0101 | | | | |
| Des | cription: | Return from and Top of PC. Interru the GLINT interrupt d | m Interrup Stack (TC opts are ei D bit. GLI isable bit | ot. Stack is OS) is load nabled by NTD is the (CPUSTA+ | POP'ed ded in the clearing global <4>). | | | | |
| Wor | ds: | 1 | 1 | | | | | | |
| Сус | les: | 2 | | | | | | | |
| QC | ycle Activity: | | | | | | | | |
| | Q1 | Q2 | Q3 | 3 | Q4 | | | | |
| | Decode | Read register T0STA | Execu | ute | NOP | | | | |
| | Forced NOP | NOP | Execu | ute | NOP | | | | |
| <u>Exa</u> | mple: | RETFIE | | | | | | | |
| | After Interrup PC GLINTD | et = TOS = 0 | | | | | | | |

| RET | LW | Return Li | teral to WRE | G | | | | | | |
|------------|--|--|---|---|--|--|--|--|--|--|
| Synt | tax: | [label] | RETLW k | | | | | | | |
| Ope | rands: | $0 \le k \le 25$ | $0 \le k \le 255$ | | | | | | | |
| Ope | ration: | k ightarrow (WRE PCLATH is | $k \rightarrow (WREG); TOS \rightarrow (PC);$ PCLATH is unchanged | | | | | | | |
| Stat | us Affected: | None | | | | | | | | |
| Enc | oding: | 1011 | 0110 kkł | k kkkk | | | | | | |
| Des | cription: | WREG is lo 'k'. The prog the top of th The high ac remains un | aded with the gram counter is e stack (the re Idress latch (F changed. | eight bit literal s loaded from turn address). PCLATH) | | | | | | |
| Wor | ds: | 1 | | | | | | | | |
| Cycl | les: | 2 | | | | | | | | |
| QC | ycle Activity: | | | | | | | | | |
| | | | | | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | | | | |
| | Q1 Decode | Q2 Read literal 'k' | Q3 Execute | Q4 Write to WREG | | | | | | |
| | Q1 Decode Forced NOP | Q2 Read literal 'k' NOP | Q3 Execute Execute | Q4 Write to WREG NOP | | | | | | |
| <u>Exa</u> | Q1 Decode Forced NOP mple: | Q2 Read literal 'k' NOP CALL TAI : TABLE ADDWF PC RETLW k | Q3 Execute Execute BLE ; WREG con ; offset ; WREG nu ; table of ; WREG = (0) ; Begin to | Q4 Write to WREG NOP ntains table value ow has value | | | | | | |
| <u>Exa</u> | Q1 Decode Forced NOP mple: | Q2 Read literal 'k' NOP CALL TAI : TABLE ADDWF PK RETLW kI RETLW kI : | Q3 Execute Execute BLE ; WREG con ; offset ; WREG no ; table v C ; WREG = (0) ; Begin table v ; ; | Q4 Write to WREG NOP ntains table value ow has value | | | | | | |
| Exa | Q1 Decode Forced NOP mple: | Q2 Read literal 'k' NOP CALL TAI : TABLE ADDWF PC RETLW ki RETLW ki : : RETLW ki | Q3 Execute Execute BLE ; WREG con ; offset ; WREG n ; table of ; WREG = (0 ; Begin t; ; n ; End of f | Q4 Write to WREG NOP | | | | | | |
| Exa | Q1 Decode Forced NOP mple: Before Instru WREG | Q2 Read literal 'k' NOP CALL TAI CALL TAI CALL TAI : TABLE ADDWF P(RETLW ki : : RETLW ki : : RETLW ki | Q3 Execute Execute BLE ; WREG con ; offset ; WREG nd ; table v C ; WREG = o ; Begin ta ; h ; End of t | Q4 Write to WREG NOP ntains table value ow has value | | | | | | |

Applicable Devices 42 R42 42A 43 R43 44

TABLE 17-1:CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS
AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

| OSC | PIC17C42-16 | PIC17C42-25 |
|-----|--|--|
| RC | VDD: 4.5V to 5.5V | VDD: 4.5V to 5.5V |
| | IDD: 6 mA max. | IDD: 6 mA max. |
| | IPD: 5 μA max. at 5.5V (WDT disabled) | IPD: 5 μA max. at 5.5V (WDT disabled) |
| | Freq: 4 MHz max. | Freq: 4 MHz max. |
| XT | VDD: 4.5V to 5.5V | VDD: 4.5V to 5.5V |
| | IDD: 24 mA max. | IDD: 38 mA max. |
| | IPD: 5 μA max. at 5.5V (WDT disabled) | IPD: 5 μA max. at 5.5V (WDT disabled) |
| | Freq: 16 MHz max. | Freq: 25 MHz max. |
| EC | VDD: 4.5V to 5.5V | VDD: 4.5V to 5.5V |
| | IDD: 24 mA max. | IDD: 38 mA max. |
| | IPD: 5 μA max. at 5.5V (WDT disabled) | IPD: 5 μA max. at 5.5V (WDT disabled) |
| | Freq: 16 MHz max. | Freq: 25 MHz max. |
| LF | VDD: 4.5V to 5.5V | VDD: 4.5V to 5.5V |
| | IDD: 150 μA max. at 32 kHz (WDT enabled) | IDD: 150 μA max. at 32 kHz (WDT enabled) |
| | IPD: 5 μA max. at 5.5V (WDT disabled) | IPD: 5 μA max. at 5.5V (WDT disabled) |
| | Freq: 2 MHz max. | Freq: 2 MHz max. |

Applicable Devices 42 R42 42A 43 R43 44

17.1 DC CHARACTERISTICS:

PIC17C42-16 (Commercial, Industrial) PIC17C42-25 (Commercial, Industrial)

| | Standard Operating Conditions (unless otherwise state Operating temperature | | | | | | |
|------------------|--|--|--------|------|------|-------|---|
| DC CHARA | CIERIS | 51165 | | | | -40°C | \leq TA \leq +85°C for industrial and |
| | | | | | | 0°C | \leq TA \leq +70°C for commercial |
| Parameter No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
| D001 | Vdd | Supply Voltage | 4.5 | _ | 5.5 | V | |
| D002 | Vdr | RAM Data Retention Voltage (Note 1) | 1.5 * | - | Ι | V | Device in SLEEP mode |
| D003 | VPOR | VDD start voltage to ensure internal Power-on Reset signal | _ | Vss | - | V | See section on Power-on Reset for details |
| D004 | Svdd | VDD rise rate to ensure internal Power-on Reset signal | 0.060* | _ | _ | mV/ms | See section on Power-on Reset for details |
| D010 | IDD | Supply Current | - | 3 | 6 | mA | Fosc = 4 MHz (Note 4) |
| D011 | | (Note 2) | - | 6 | 12 * | mA | Fosc = 8 MHz |
| D012 | | | - | 11 | 24 * | mA | Fosc = 16 MHz |
| D013 | | | - | 19 | 38 | mA | Fosc = 25 MHz |
| D014 | | | _ | 95 | 150 | μA | Fosc = 32 kHz WDT enabled (EC osc configuration) |
| D020 | IPD | Power-down Current | - | 10 | 40 | μA | VDD = 5.5V, WDT enabled |
| D021 | | (Note 3) | - | < 1 | 5 | μΑ | VDD = 5.5V, WDT disabled |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or VSS, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads need to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: $VDD / (2 \cdot R)$. For capacitive loads, The current can be estimated (for an individual I/O pin) as (CL $\cdot VDD$) $\cdot f$

CL = Total capacitive load on the I/O pin; f = average frequency on the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 17-7: CAPTURE TIMINGS



TABLE 17-7: CAPTURE REQUIREMENTS

| Parameter | _ | | | | | | |
|-----------|------|---------------------------------------|---------------------|------|-----|-------|---------------------------------|
| No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
| 50 | TccL | Capture1 and Capture2 input low time | 10 * | — | _ | ns | |
| 51 | TccH | Capture1 and Capture2 input high time | 10 * | — | — | ns | |
| 52 | TccP | Capture1 and Capture2 input period | <u>2 Tcy</u> § N | — | — | ns | N = prescale value (4 or 16) |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 17-8: PWM TIMINGS



TABLE 17-8: PWM REQUIREMENTS

| Parameter No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
|------------------|------|--------------------------------|-----|------|-------|-------|------------|
| 53 | TccR | PWM1 and PWM2 output rise time | | 10 * | 35 *§ | ns | |
| 54 | TccF | PWM1 and PWM2 output fall time | — | 10 * | 35 *§ | ns | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 18-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



FIGURE 18-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



Applicable Devices 42 R42 42A 43 R43 44





FIGURE 18-12: MAXIMUM IPD vs. VDD WATCHDOG ENABLED

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 18-17: IOL vs. VOL, VDD = 5V







| Indirect Addressing | |
|---|--|
| Operation 40 | |
| Registers | |
| Initialization Conditions For Special Function Registers 19 | |
| Initializing PORTB | |
| Initializing PORTC | |
| Initializing PORTE 62 | |
| Instruction Flow/Pipelining14 | |
| Instruction Set | |
| ADDLW | |
| ADDWF | |
| ADDW1 C | |
| ANDWF | |
| BCF114 | |
| BSF | |
| BIFSC | |
| BTG | |
| CALL | |
| CLRF | |
| CLRWDT | |
| COMF | |
| CPFSGT | |
| CPFSLT120 | |
| DAW | |
| DECF | |
| DECFSIZ 121 | |
| GOTO | |
| INCF | |
| INCFSNZ | |
| INCESZ | |
| IORWF | |
| LCALL | |
| MOVFP | |
| MOVLB | |
| MOVLR | |
| MOVPF | |
| MOVWF | |
| MULLW | |
| MULWF | |
| NOP 130 | |
| RETFIE | |
| RETLW131 | |
| RETURN | |
| RLCF | |
| RECF | |
| RRNCF | |
| SETF | |
| SLEEP | |
| SUBWE 136 | |
| SUBWFB | |
| SWAPF | |
| TABLRD | |
| IABLWT | |
| TLWT | |
| 140 | |

| TSTFSZ | 140 |
|------------------------------------|--------|
| XORLW | 141 |
| XORWF | 141 |
| Instruction Set Summary | 107 |
| NT Pin | 26 |
| NTE | 22 |
| NTEDG | 38, 67 |
| Interrupt on Change Feature | 55 |
| Interrupt Status Register (INTSTA) | 22 |
| Interrupts | |
| Context Saving | 27 |
| Flag bits | |
| TMR1IE | 21 |
| TMR1IF | 21 |
| TMR2IE | 21 |
| TMR2IF | 21 |
| TMR3IE | 21 |
| TMR3IF | 21 |
| Interrupts | 21 |
| Logic | 21 |
| Operation | 25 |
| Peripheral Interrupt Enable | 23 |
| Peripheral Interrupt Request | 24 |
| PWM | 76 |
| Status Register | 22 |
| Table Write Interaction | 45 |
| Timing | 26 |
| Vectors | |
| Peripheral Interrupt | 26 |
| RA0/INT Interrupt | 26 |
| TOCKI Interrupt | 26 |
| TMR0 Interrupt | 26 |
| Vectors/Priorities | 25 |
| Wake-up from SLEEP | 105 |
| NTF | 22 |
| NTSTA | |
| NTSTA Register | 22 |
| ORLW | 124 |
| ORWF | 125 |
| | |

L

| LCALL | |
|-------------|--|
| Long Writes | |

М

| Memory | |
|--------------------------------|----------|
| External Interface | 31 |
| External Memory Waveforms | 31 |
| Memory Map (Different Modes) | 30 |
| Mode Memory Access | 30 |
| Organization | 29 |
| Program Memory | 29 |
| Program Memory Map | 29 |
| Microcontroller | 29 |
| Microprocessor | 29 |
| Minimizing Current Consumption | 106 |
| MOVFP | 126 |
| MOVLB | 126 |
| MOVLR | 127 |
| MOVLW | 127 |
| MOVPF | 128 |
| MOVWF | 128 |
| MPASM Assembler | 143, 144 |

| Table 17-9: | Serial Port Synchronous Transmission | | | | |
|---------------|---|--|--|--|--|
| T-11- 47 40 | Requirements | | | | |
| Table 17-10: | Serial Port Synchronous Receive | | | | |
| T-11- 47 44 | Requirements | | | | |
| Table 17-11: | Memory Interface Write Requirements 161 | | | | |
| Table 17-12: | Memory Interface Read Requirements 162 | | | | |
| Table 18-1: | Pin Capacitance per Package Type 163 | | | | |
| Table 18-2: | RC Oscillator Frequencies 165 | | | | |
| Table 19-1: | Cross Reference of Device Specs for | | | | |
| | Oscillator Configurations and Frequencies | | | | |
| | of Operation (Commercial Devices)176 | | | | |
| Table 19-2: | External Clock Timing Requirements 184 | | | | |
| Table 19-3: | CLKOUT and I/O Timing Requirements 185 | | | | |
| Table 19-4: | Reset, Watchdog Timer, | | | | |
| | Oscillator Start-Up Timer and | | | | |
| | Power-Up Timer Requirements | | | | |
| Table 19-5: | Timer0 Clock Requirements | | | | |
| Table 19-6: | Timer1, Timer2, and Timer3 Clock | | | | |
| | Requirements | | | | |
| Table 19-7: | Capture Requirements | | | | |
| Table 19-8: | PWM Requirements | | | | |
| Table 19-9: | Synchronous Transmission | | | | |
| | Requirements 189 | | | | |
| Table 19-10: | Synchronous Receive Requirements | | | | |
| Table 19-11: | Memory Interface Write Requirements | | | | |
| | (Not Supported in PIC17I C4X Devices) 190 | | | | |
| Table 19-12 | Memory Interface read Requirements | | | | |
| | (Not Supported in PIC17I C4X Devices) 191 | | | | |
| Table 20-1 | Pin Canacitance per Package Type 193 | | | | |
| Table 20-1. | PC Oscillator Frequencies | | | | |
| Table E_1 . | Pin Compatible Devices | | | | |
| | | | | | |

LIST OF EQUATIONS

| Equation 8-1: | 16 x 16 Unsigned Multiplication | |
|---------------|---------------------------------|--|
| | Algorithm50 | |
| Equation 8-2: | 16 x 16 Signed Multiplication | |
| | Algorithm51 | |
| | Algorithm | |

PIC17C4X Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

| PART NO. – XX X /XX XXX | | | | Exa | amples |
|-------------------------|--|---|---|-----|---|
| | Pattern: | QTP, SQTP, Special Req Windowed d | ROM Code (factory specified) or uirements. Blank for OTP and evices | a) | PIC17C42 – 16/P Commercial Temp., PDIP package. |
| | Package: | P JW PQ PT L | PDIP Windowed CERDIP PDIP (600 mil) MQFP TQFP PLCC | b) | 16 MHZ, normal VDD limits PIC17LC44 – 08/PT Commercial Temp., TQFP package, |
| | Temperature Range: Frequency Range: | – I 08 16 25 33 | = 0°C to +70°C = -40°C to +85°C = 8 MHz = 16 MHz = 25 Mhz = 33 Mhz | c) | 8MHz, extended VDD limits PIC17C43 – 25I/P Industrial Temp., PDIP package, |
| | Device: | PIC17C44 PIC17C44T PIC17LC44 | : Standard Vdd range : (Tape and Reel) : Extended Vdd range | | 25 MHz, normal VDD limits |

Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office (see below)

2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277

3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.

^{© 1996} Microchip Technology Inc.

Note the following details of the code protection feature on PICmicro[®] MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoq® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit Tri-Atria Office Building

32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260 Kokomo

2767 S. Albright Road

Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387 Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338 New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335 San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 Hong Kong Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza

223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc. India Liaison Office **Divvasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Nordic ApS **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH

Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kinadom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

01/18/02