

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details


E·XFI

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	16MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	4KB (2K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	232 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c42at-16e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





#### 5.4 Interrupt Operation

Global Interrupt Disable bit, GLINTD (CPUSTA<4>), enables all unmasked interrupts (if clear) or disables all interrupts (if set). Individual interrupts can be disabled through their corresponding enable bits in the INTSTA register. Peripheral interrupts need either the global peripheral enable PEIE bit disabled, or the specific peripheral enable bit disabled. Disabling the peripherals via the global peripheral enable bit, disables all peripheral interrupts. GLINTD is set on reset (interrupts disabled).

The RETFIE instruction allows returning from interrupt and re-enable interrupts at the same time.

When an interrupt is responded to, the GLINTD bit is automatically set to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with interrupt vector. There are four interrupt vectors to reduce interrupt latency.

The peripheral interrupt vector has multiple interrupt sources. Once in the peripheral interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The peripheral interrupt flag bit(s) must be cleared in software before reenabling interrupts to avoid continuous interrupts.

The PIC17C4X devices have four interrupt vectors. These vectors and their hardware priority are shown in Table 5-1. If two enabled interrupts occur "at the same time", the interrupt of the highest priority will be serviced first. This means that the vector address of that interrupt will be loaded into the program counter (PC).

#### TABLE 5-1: INTERRUPT VECTORS/ PRIORITIES

Address	Vector	Priority
0008h	External Interrupt on RA0/ INT pin (INTF)	1 (Highest)
0010h	TMR0 overflow interrupt (T0IF)	2
0018h	External Interrupt on T0CKI (T0CKIF)	3
0020h	Peripherals (PEIF)	4 (Lowest)

- **Note 1:** Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GLINTD bit.
- **Note 2:** When disabling any of the INTSTA enable bits, the GLINTD bit should be set (disabled).

Note 3: For the PIC17C42 only: If an interrupt occurs while the Global Interrupt Disable (GLINTD) bit is being set, the GLINTD bit may unintentionally be reenabled by the user's Interrupt Service Routine (the RETFIE instruction). The events that would cause this to occur are:

- 1. An interrupt occurs simultaneously with an instruction that sets the GLINTD bit.
- 2. The program branches to the Interrupt vector and executes the Interrupt Service Routine.
- 3. The Interrupt Service Routine completes with the execution of the RET-FIE instruction. This causes the GLINTD bit to be cleared (enables interrupts), and the program returns to the instruction after the one which was meant to disable interrupts.

The method to ensure that interrupts are globally disabled is:

1. Ensure that the GLINTD bit was set by the instruction, as shown in the follow-ing code:


LOOP	BSF	CPUSTA,	GLINTD	;	Disable Global
				;	Interrupt
	BTFSS	CPUSTA,	GLINTD	;	Global Interrupt
				;	Disabled?
	GOTO	LOOP		;	NO, try again
				;	YES, continue
				;	with program
				;	low

#### 5.9 Context Saving During Interrupts


During an interrupt, only the returned PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt; e.g. WREG, ALUSTA and the BSR registers. This requires implementation in software. Example 5-1 shows the saving and restoring of information for an interrupt service routine. The PUSH and POP routines could either be in each interrupt service routine or could be subroutines that were called. Depending on the application, other registers may also need to be saved, such as PCLATH.

#### EXAMPLE 5-1: SAVING STATUS AND WREG IN RAM

; must ; 8 loc ; the M ; bits, ;	be in th ations c NOVFP ins	e data memory address an be saved and resto	ction neither affects the status	
; PUSH	MOVFP MOVFP MOVFP	,	; Save ALUSTA	
ISR	:		; This is the interrupt service routine	
POP	MOVFP MOVFP MOVFP RETFIE	TEMP_W, WREG TEMP_STATUS, ALUSTA TEMP_BSR, BSR		







Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
05h, Unbanked	TOSTA	INTEDG	T0SE	TOCS	PS3	PS2	PS1	PS0		0000 000-	0000 000-
06h, Unbanked	CPUSTA	—	_	STKAV	GLINTD	TO	PD	_	_	11 11	11 qq
07h, Unbanked	INTSTA	PEIF	TOCKIF	T0IF	INTF	PEIE	<b>T0CKIE</b>	TOIE	INTE	0000 0000	0000 0000
0Bh, Unbanked TMR0L TMR0 register; low byte						xxxx xxxx	uuuu uuuu				
0Ch, Unbanked	ked TMR0H TMR0 register; high byte									xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', g - value depends on condition, Shaded cells are not used by Timer0. Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.


#### 13.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once synchronous mode is selected, reception is enabled by setting either the SREN (RCSTA<5>) bit or the CREN (RCSTA<4>) bit. Data is sampled on the RA4/RX/DT pin on the falling edge of the clock. If SREN is set, then only a single word is received. If CREN is set, the reception is continuous until CREN is reset. If both bits are set, then CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to RCREG (if it is empty). If the transfer is complete, the interrupt bit RCIF (PIR<0>) is set. The actual interrupt can be enabled/disabled by setting/clearing the RCIE (PIE<0>) bit. RCIF is a read only bit which is RESET by the hardware. In this case it is reset when RCREG has been read and is empty. RCREG is a double buffered register; i.e., it is a two deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR. On the clocking of the last bit of the third byte, if RCREG is still full, then the overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. RCREG can be read twice to retrieve the two bytes in the FIFO. The OERR bit has to be cleared in software. This is done by clearing the CREN bit. If OERR bit is set, transfers from RSR to RCREG are inhibited, so it is essential to clear OERR bit if it is set. The 9th receive bit is buffered the same way as the receive data. Reading the RCREG register will allow the RX9D and FERR bits to be loaded with values for the next received data: therefore, it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old FERR and RX9D information.

Steps to follow when setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. See Section 13.1 for details.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. If interrupts are desired, then set the RCIE bit.
- 4. If 9-bit reception is desired, then set the RX9 bit.
- 5. If a single reception is required, set bit SREN. For continuous reception set bit CREN.
- 6. The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit was set.
- 7. Read RCSTA to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading RCREG.
- 9. If any error occurred, clear the error by clearing CREN.

Note: To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.



#### FIGURE 13-11: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

CPFSEQ	Compare skip if f =	f with WREC WREG	Э,	CPF	SGT	Compare skip if f >	f with WRE WREG	G,
Syntax:	[label]	CPFSEQ f		Syn	tax:	[label]	CPFSGT f	
Operands:	$0 \le f \le 25$	5		Ope	rands:	$0 \le f \le 255$	5	
Operation:	(f) – (WRE) skip if (f) = (unsigned o			Ope	ration:	(f) – (WRE0 skip if (f) > (unsigned o		
Status Affected:	None			Stat	us Affected:	None		
Encoding:	0011	0001 fff	f ffff	Enc	oding:	0011	0010 ff:	ff ffff
Description:	location 'f' t performing If 'f' = WRE tion is disca	the contents of o the contents an unsigned s G then the fetc arded and an N ad making this	of WREG by ubtraction. hed instruc- IOP is exe-	Des	cription:	location 'f' t by performi If the conte WREG the discarded a instead ma	o the contents ng an unsigne nts of 'f' > the n the fetched in and an NOP is	nstruction is
Words:	1			14/0 -	de .	tion. 1		
Cycles:	1 (2)			Wor		-		
Q Cycle Activity:				Cyc		1 (2)		
Q1	Q2	Q3	Q4	QC	ycle Activity: Q1	Q2	Q3	Q4
Decode	Read register 'f'	Execute	NOP		Decode	Read	Execute	NOP
If skip:				lf sk	in:	register 'f'		
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
Forced NOP	NOP	Execute	NOP		Forced NOP	NOP	Execute	NOP
<u>Example</u> :	NEQUAL	CPFSEQ REG : :		<u>Exa</u>	mple:	HERE NGREATER GREATER	CPFSGT RE : :	G
Before Instru PC Addre					Before Instru	-	·	
WREG REG	ess = HE = ? = ?	RE			PC WREG		dress (HERE)	
After Instruct If REG PC If REG PC	= W = Ac ≠ W	REG; Idress (EQUAL REG; Idress (NEQUA			After Instruc If REG PC If REG PC	> Wi = Ad ≤ Wi	REG; Idress (GREAT REG; Idress (NGREZ	

NEGV	v	Negate W					
Syntax	x:	[ <i>label</i> ] NEGW f,s					
Operands:		0 ≤ F ≤ 255 s ∈ [0,1]					
Operation:		$  \overline{\text{WREG}} + 1 \rightarrow (f);                                   $					
Status	Affected:	OV, C, DC, Z					
Encod	ling:	0010 110s ffff ffff					
Descri	iption:	WREG is negated using two's comple- ment. If 's' is 0 the result is placed in WREG and data memory location 'f'. If 's' is 1 the result is placed only in data memory location 'f'.					
Words	:	1					
Cycles	S:	1					
Q Cyc	le Activity:						
	Q1	Q2 Q3 Q4	_				
	Decode	Read Execute Write register 'f' and other specified register					
<u>Exam</u>	ole:	NEGW REG, 0					
B	efore Instru WREG REG	ction = 0011 1010 [0x3A], = 1010 1011 [0xAB]					
A	fter Instruct WREG REG	ion = 1100 0111 [0xC6] = 1100 0111 [0xC6]					

NOF	0	No Operation					
Synt	ax:	[ label ]	NOP				
Ope	rands:	None					
Ope	ration:	No opera	tion				
Stat	us Affected:	None					
Encoding:		0000	0000	000	0	0000	
Des	cription:	No operati	on.				
Wor	ds:	1					
Cycl	es:	1					
Q Cycle Activity:							
	Q1	Q2	Q3	3		Q4	
	Decode	NOP	Exect	ute		NOP	

Example:

None.

SWAPF	Swap f					
Syntax:	[label]	SWAPF	f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$	5				
Operation:	$f < 3:0 > \rightarrow f < 7:4 > \rightarrow$		,			
Status Affected:	None					
Encoding:	0001	110d	ffff	ffff		
Description: The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed in register 'f'.						
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q	3	Q4		
Decode	Read register 'f'	Exect		Vrite to stination		
Example:	SWAPF I	REG,	0			
Before Instru REG	uction = 0x53					
After Instruction REG = 0x35						

TABLRD	Table Rea	d				
Syntax:	[label]	rablrd t,i,f				
Operands:	$0 \le f \le 255$ i $\in [0,1]$ t $\in [0,1]$					
Operation:	$\label{eq:states} \begin{array}{l} \text{If } t = 1, \\ & \text{TBLATH} \rightarrow \text{f}; \\ \text{If } t = 0, \\ & \text{TBLATL} \rightarrow \text{f}; \\ & \text{Prog Mem (TBLPTR)} \rightarrow \text{TBLAT;} \\ \text{If } i = 1, \\ & \text{TBLPTR} + 1 \rightarrow \text{TBLPTR} \end{array}$					
Status Affected:	None					
Encoding:	1010 10ti ffff fff					
Description:	<ol> <li>A byte of the table latch (TBLAT) is moved to register file 'f'. If t = 0: the high byte is moved; If t = 1: the low byte is moved</li> </ol>					
	<ol> <li>Then the contents of the program memory location pointed to by the 16-bit Table Pointer (TBLPTR) is loaded into the 16-bit Table Latch (TBLAT).</li> <li>If i = 1: TBLPTR is incremented; If i = 0: TBLPTR is not incremented</li> </ol>					
Words:	1					
Cycles:	2 (3 cycle	if f = PCL)				
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register TBLATH or TBLATL	Execute	Write register 'f'			

### 16.0 DEVELOPMENT SUPPORT

#### 16.1 <u>Development Tools</u>

The PIC16/17 microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER/PICMASTER CE Real-Time In-Circuit Emulator
- ICEPIC Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE<sup>®</sup> II Universal Programmer
- PICSTART<sup>®</sup> Plus Entry-Level Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB-SIM Software Simulator
- MPLAB-C (C Compiler)
- Fuzzy logic development system (fuzzyTECH<sup>®</sup>–MP)

#### 16.2 <u>PICMASTER: High Performance</u> <u>Universal In-Circuit Emulator with</u> <u>MPLAB IDE</u>

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX and PIC17CXX families. PICMASTER is supplied with the MPLAB<sup>TM</sup> Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new Microchip microcontrollers.

The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows<sup>®</sup> 3.x environment were chosen to best make these features available to you, the end user.

A CE compliant version of PICMASTER is available for European Union (EU) countries.

#### 16.3 ICEPIC: Low-cost PIC16CXXX In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 286-AT<sup>®</sup> through Pentium<sup>™</sup> based machines under Windows 3.x environment. ICEPIC features real time, non-intrusive emulation.

#### 16.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC16C5X, PIC16CXXX, PIC17CXX and PIC14000 devices. It can also set configuration and code-protect bits in this mode.

#### 16.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, lowcost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923 and PIC16C924 may be supported with an adapter socket.

### Applicable Devices 42 R42 42A 43 R43 44


### 17.3 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created using one of the following formats:

- 1. TppS2ppS
- 2. TppS

2. 1990				
Т				
F	Frequency	T	Time	
Lowerc	ase symbols (pp) and their meanings:			
рр				
ad	Address/Data	ost	Oscillator Start-up Timer	
al	ALE	pwrt	Power-up Timer	
сс	Capture1 and Capture2	rb	PORTB	
ck	CLKOUT or clock	rd	RD	
dt	Data in	rw	RD or WR	
in	INT pin	tO	TOCKI	
io	I/O port	t123	TCLK12 and TCLK3	
mc	MCLR	wdt	Watchdog Timer	
oe	ŌĒ	wr	WR	
os	OSC1			
Upperc	ase symbols and their meanings:			
S				
D	Driven	L	Low	
E	Edge	P	Period	
F	Fall	R	Rise	
н	High	V	Valid	
I	Invalid (Hi-impedance)	Z	Hi-impedance	

#### Applicable Devices 42 R42 42A 43 R43 44



#### FIGURE 17-11: MEMORY INTERFACE WRITE TIMING

#### TABLE 17-11: MEMORY INTERFACE WRITE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tcy - 30			ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	0	_	_	ns	
152	TadV2wrL	Data out valid to $\overline{WR}\downarrow$ (data setup time)	0.25Tcy - 40	—	—	ns	
153	TwrH2adI	WR↑ to data out invalid (data hold time)	_	0.25Tcy §	—	ns	
154	TwrL	WR pulse width	—	0.25Tcy §	_	ns	


These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


§ This specification is guaranteed by design.

### Applicable Devices 42 R42 42A 43 R43 44


### FIGURE 18-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



#### FIGURE 18-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



### Applicable Devices 42 R42 42A 43 R43 44







FIGURE 18-16: IOL vs. VOL, VDD = 3V



Applicable Devices 42 R42 42A 43 R43 44

### 19.0 PIC17CR42/42A/43/R43/44 ELECTRICAL CHARACTERISTICS

#### Absolute Maximum Ratings †

5	
Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0.6V to +14V
Voltage on RA2 and RA3 with respect to Vss	0.6V to +14V
Voltage on all other pins with respect to Vss	0.6V to VDD + 0.6V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin(s) - total	250 mA
Maximum current into VDD pin(s) - total	200 mA
Input clamp current, IiK (VI < 0 or VI > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin (except RA2 and RA3)	35 mA
Maximum output current sunk by RA2 or RA3 pins	
Maximum output current sourced by any I/O pin	20 mA
Maximum current sunk by PORTA and PORTB (combined)	150 mA
Maximum current sourced by PORTA and PORTB (combined)	100 mA
Maximum current sunk by PORTC, PORTD and PORTE (combined)	150 mA
Maximum current sourced by PORTC, PORTD and PORTE (combined)	100 mA
<b>Note 1:</b> Power dissipation is calculated as follows: Pdis = VDD x {IDD - $\sum$ IOH} + $\sum$ {(VDD-V	'OH) x IOH} + $\Sigma$ (VOL x IOL)

**Note 2:** Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

**†** NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


### Applicable Devices 42 R42 42A 43 R43 44

#### 19.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS		3. Tcc:st	(I <sup>2</sup> C specifications only)	
2. TppS		4. Ts	(I <sup>2</sup> C specifications only)	
Т				
F	Frequency	Т	Time	
Lowerc	ase symbols (pp) and their meanings:			
рр				
ad	Address/Data	ost	Oscillator Start-Up Timer	
al	ALE	pwrt	Power-Up Timer	
сс	Capture1 and Capture2	rb	PORTB	
ck	CLKOUT or clock	rd	RD	
dt	Data in	rw	RD or WR	
in	INT pin	tO	TOCKI	
io	I/O port	t123	TCLK12 and TCLK3	
mc	MCLR	wdt	Watchdog Timer	
oe	ŌĒ	wr	WR	
os	OSC1			
Uppercase symbols and their meanings:				
S				
D	Driven	L	Low	
E	Edge	Р	Period	
F	Fall	R	Rise	
Н	High	V	Valid	
1	Invalid (Hi-impedance)	Z	Hi-impedance	

Applicable Devices 42 R42 42A 43 R43 44






FIGURE 20-12: MAXIMUM IPD vs. VDD WATCHDOG ENABLED

NOTES:

WDT	99, 103
Clearing the WDT	103
Normal Timer	103
Period	103
Programming Considerations	103
WDTPS0	
WDTPS1	
WREG	

## Χ

XORLW	41
XORWF 14	41

## Ζ

Z	
Zero (Z)9	

#### LIST OF EXAMPLES

Example 3-1:	Signed Math	9
Example 3-2:	Instruction Pipeline Flow	
Example 5-1:	Saving STATUS and WREG in RAM	
Example 6-1:	Indirect Addressing	
Example 7-1:	Table Write	
Example 7-2:	Table Read	
Example 8-1:	8 x 8 Multiply Routine	
Example 8-2:	8 x 8 Signed Multiply Routine	
Example 8-3:	16 x 16 Multiply Routine	
Example 8-4:	16 x 16 Signed Multiply Routine	51
Example 9-1:	Initializing PORTB	
Example 9-2:	Initializing PORTC	
Example 9-3:	Initializing PORTD	
Example 9-4:	Initializing PORTE	
Example 9-5:	Read Modify Write Instructions on an	
	I/O Port	64
Example 11-1:	16-Bit Read	69
Example 11-2:	16-Bit Write	69
Example 12-1:	Sequence to Read Capture Registers.	78
Example 12-2:	Writing to TMR3	80
Example 12-3:	Reading from TMR3	80
	Calculating Baud Rate Error	
Example F-1:	PIC17C42 to Sleep	223

#### LIST OF FIGURES

Figure 3-1:	PIC17C42 Block Diagram	10
Figure 3-2:	PIC17CR42/42A/43/R43/44 Block	
	Diagram	11
Figure 3-3:	Clock/Instruction Cycle	14
Figure 4-1:	Simplified Block Diagram of On-chip	
	Reset Circuit	15
Figure 4-2:	Time-Out Sequence on Power-Up	
	(MCLR Tied to VDD)	17
Figure 4-3:	Time-Out Sequence on Power-Up	
	(MCLR NOT Tied to VDD)	17
Figure 4-4:	Slow Rise Time (MCLR Tied to VDD)	
Figure 4-5:	Oscillator Start-Up Time	18
Figure 4-6:	Using On-Chip POR	18
Figure 4-7:	Brown-out Protection Circuit 1	18
Figure 4-8:	PIC17C42 External Power-On Reset	
	Circuit (For Slow VDD Power-Up)	
Figure 4-9:	Brown-out Protection Circuit 2	
Figure 5-1:	Interrupt Logic	21
Figure 5-2:	INTSTA Register (Address: 07h,	
	Unbanked)	
Figure 5-3:	PIE Register (Address: 17h, Bank 1)	
Figure 5-4:	PIR Register (Address: 16h, Bank 1)	
Figure 5-5:	INT Pin / T0CKI Pin Interrupt Timing	
Figure 6-1:	Program Memory Map and Stack	
Figure 6-2:	Memory Map in Different Modes	30
Figure 6-3:	External Program Memory Access	
	Waveforms	31
Figure 6-4:	Typical External Program Memory	
	Connection Diagram	
Figure 6-5:	PIC17C42 Register File Map	33
Figure 6-6:	PIC17CR42/42A/43/R43/44 Register	
	File Map	33
Figure 6-7:	ALUSTA Register (Address: 04h,	
	Unbanked)	36
Figure 6-8:	CPUSTA Register (Address: 06h,	
	Unbanked)	37
Figure 6-9:	T0STA Register (Address: 05h,	
	Unbanked)	
Figure 6-10:	Indirect Addressing	
Figure 6-11:	Program Counter Operation	41

### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:		Technical Publications Manager Total Pages Sent
RE _		Reader Response
Fro	om:	Name
		Company
		Address City / State / ZIP / Country
		Telephone: () FAX: ()
Ар	plica	ation (optional):
Wo	buld	you like a reply?YN
De	vice	E: PIC17C4X Literature Number: DS30412C
		ions:
1.	W	hat are the best features of this document?
2	— Ho	ow does this document meet your hardware and software development needs?
۷.		Sw does this document meet your hardware and software development needs:
3.	Do	o you find the organization of this data sheet easy to follow? If not, why?
4.	W	hat additions to the data sheet do you think would enhance the structure and subject?
~		
5.	vvi	hat deletions from the data sheet could be made without affecting the overall usefulness?
6.	ls	there any incorrect or misleading information (what and where)?
7.	Ho	ow would you improve this document?
8.	Ho	ow would you improve our software, systems, and silicon products?