

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	4KB (2K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	232 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic17c42at-25-l">https://www.e-xfl.com/product-detail/microchip-technology/pic17c42at-25-l</a>

# PIC17C4X

---

**TABLE 1-1: PIC17CXX FAMILY OF DEVICES**

Features		PIC17C42	PIC17CR42	PIC17C42A	PIC17C43	PIC17CR43	PIC17C44
Maximum Frequency of Operation		25 MHz	33 MHz				
Operating Voltage Range		4.5 - 5.5V	2.5 - 6.0V				
Program Memory x16 (EPROM)	2K	-	2K	4K	-	8K	
	(ROM)	-	2K	-	4K	-	
Data Memory (bytes)		232	232	232	454	454	454
Hardware Multiplier (8 x 8)		-	Yes	Yes	Yes	Yes	Yes
Timer0 (16-bit + 8-bit postscaler)		Yes	Yes	Yes	Yes	Yes	Yes
Timer1 (8-bit)		Yes	Yes	Yes	Yes	Yes	Yes
Timer2 (8-bit)		Yes	Yes	Yes	Yes	Yes	Yes
Timer3 (16-bit)		Yes	Yes	Yes	Yes	Yes	Yes
Capture inputs (16-bit)		2	2	2	2	2	2
PWM outputs (up to 10-bit)		2	2	2	2	2	2
USART/SCI		Yes	Yes	Yes	Yes	Yes	Yes
Power-on Reset		Yes	Yes	Yes	Yes	Yes	Yes
Watchdog Timer		Yes	Yes	Yes	Yes	Yes	Yes
External Interrupts		Yes	Yes	Yes	Yes	Yes	Yes
Interrupt Sources		11	11	11	11	11	11
Program Memory Code Protect		Yes	Yes	Yes	Yes	Yes	Yes
I/O Pins		33	33	33	33	33	33
I/O High Current Capability	Source	25 mA					
	Sink	25 mA <sup>(1)</sup>					
Package Types		40-pin DIP 44-pin PLCC 44-pin MQFP					
		44-pin TQFP					

Note 1: Pins RA2 and RA3 can sink up to 60 mA.

## 7.0 TABLE READS AND TABLE WRITES


The PIC17C4X has four instructions that allow the processor to move data from the data memory space to the program memory space, and vice versa. Since the program memory space is 16-bits wide and the data memory space is 8-bits wide, two operations are required to move 16-bit values to/from the data memory.

The TLWT  $t, f$  and TABLWT  $t, i, f$  instructions are used to write data from the data memory space to the program memory space. The TLRD  $t, f$  and TABLRD  $t, i, f$  instructions are used to write data from the program memory space to the data memory space.


The program memory can be internal or external. For the program memory access to be external, the device needs to be operating in extended microcontroller or microprocessor mode.

Figure 7-1 through Figure 7-4 show the operation of these four instructions.

**FIGURE 7-1: TLWT INSTRUCTION OPERATION**




**FIGURE 7-2: TABLWT INSTRUCTION OPERATION**



# PIC17C4X

FIGURE 9-5: BLOCK DIAGRAM OF RB3 AND RB2 PORT PINS



## 11.0 TIMER0

The Timer0 module consists of a 16-bit timer/counter, TMR0. The high byte is TMR0H and the low byte is TMR0L. A software programmable 8-bit prescaler makes an effective 24-bit overflow timer. The clock source is also software programmable as either the internal instruction clock or the RA1/T0CKI pin. The control bits for this module are in register T0STA (Figure 11-1).

**FIGURE 11-1: T0STA REGISTER (ADDRESS: 05h, UNBANKED)**

R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	U - 0																		
INTEDG	T0SE	T0CS	PS3	PS2	PS1	PS0	—																		
bit7							bit0																		
							<div style="border: 1px solid black; padding: 2px;">           R = Readable bit            W = Writable bit            U = Unimplemented,            Read as '0'            -n = Value at POR reset         </div>																		
<b>bit 7: INTEDG:</b> RA0/INT Pin Interrupt Edge Select bit This bit selects the edge upon which the interrupt is detected 1 = Rising edge of RA0/INT pin generates interrupt 0 = Falling edge of RA0/INT pin generates interrupt																									
<b>bit 6: T0SE:</b> Timer0 Clock Input Edge Select bit This bit selects the edge upon which TMR0 will increment <u>When T0CS = 0</u> 1 = Rising edge of RA1/T0CKI pin increments TMR0 and/or generates a T0CKIF interrupt 0 = Falling edge of RA1/T0CKI pin increments TMR0 and/or generates a T0CKIF interrupt <u>When T0CS = 1</u> Don't care																									
<b>bit 5: T0CS:</b> Timer0 Clock Source Select bit This bit selects the clock source for TMR0. 1 = Internal instruction clock cycle (TCY) 0 = T0CKI pin																									
<b>bit 4-1: PS3:PS0:</b> Timer0 Prescale Selection bits These bits select the prescale value for TMR0.																									
PS3:PS0      Prescale Value																									
<table> <tbody> <tr><td>0000</td><td>1:1</td></tr> <tr><td>0001</td><td>1:2</td></tr> <tr><td>0010</td><td>1:4</td></tr> <tr><td>0011</td><td>1:8</td></tr> <tr><td>0100</td><td>1:16</td></tr> <tr><td>0101</td><td>1:32</td></tr> <tr><td>0110</td><td>1:64</td></tr> <tr><td>0111</td><td>1:128</td></tr> <tr><td>1xxx</td><td>1:256</td></tr> </tbody> </table>							0000	1:1	0001	1:2	0010	1:4	0011	1:8	0100	1:16	0101	1:32	0110	1:64	0111	1:128	1xxx	1:256	
0000	1:1																								
0001	1:2																								
0010	1:4																								
0011	1:8																								
0100	1:16																								
0101	1:32																								
0110	1:64																								
0111	1:128																								
1xxx	1:256																								
<b>bit 0: Unimplemented:</b> Read as '0'																									

### 12.1.3 USING PULSE WIDTH MODULATION (PWM) OUTPUTS WITH TMR1 AND TMR2


Two high speed pulse width modulation (PWM) outputs are provided. The PWM1 output uses Timer1 as its time-base, while PWM2 may be software configured to use either Timer1 or Timer2 as the time-base. The PWM outputs are on the RB2/PWM1 and RB3/PWM2 pins.

Each PWM output has a maximum resolution of 10-bits. At 10-bit resolution, the PWM output frequency is 24.4 kHz (@ 25 MHz clock) and at 8-bit resolution the PWM output frequency is 97.7 kHz. The duty cycle of the output can vary from 0% to 100%.


Figure 12-5 shows a simplified block diagram of the PWM module. The duty cycle register is double buffered for glitch free operation. Figure 12-6 shows how a glitch could occur if the duty cycle registers were not double buffered.

The user needs to set the PWM1ON bit (TCON1<4>) to enable the PWM1 output. When the PWM1ON bit is set, the RB2/PWM1 pin is configured as PWM1 output and forced as an output irrespective of the data direction bit (DDRB<2>). When the PWM1ON bit is clear, the pin behaves as a port pin and its direction is controlled by its data direction bit (DDRB<2>). Similarly, the PWM2ON (TCON2<5>) bit controls the configuration of the RB3/PWM2 pin.

**FIGURE 12-5: SIMPLIFIED PWM BLOCK DIAGRAM**



**FIGURE 12-6: PWM OUTPUT**



<b>CALL</b>	<b>Subroutine Call</b>												
Syntax:	[ <i>label</i> ] CALL k												
Operands:	0 ≤ k ≤ 4095												
Operation:	PC+ 1 → TOS, k → PC<12:0>, k<12:8> → PCLATH<4:0>; PC<15:13> → PCLATH<7:5>												
Status Affected:	None												
Encoding:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td>111k</td> <td>kkkk</td> <td>kkkk</td> <td>kkkk</td> </tr> </table>	111k	kkkk	kkkk	kkkk								
111k	kkkk	kkkk	kkkk										
Description:	Subroutine call within 8K page. First, return address (PC+1) is pushed onto the stack. The 13-bit value is loaded into PC bits<12:0>. Then the upper-eight bits of the PC are copied into PCLATH. Call is a two-cycle instruction. See LCALL for calls outside 8K memory space.												
Words:	1												
Cycles:	2												
Q Cycle Activity:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <th>Q1</th> <th>Q2</th> <th>Q3</th> <th>Q4</th> </tr> <tr> <td>Decode</td> <td>Read literal 'k'&lt;7:0&gt;</td> <td>Execute</td> <td>NOP</td> </tr> <tr> <td>Forced NOP</td> <td>NOP</td> <td>Execute</td> <td>NOP</td> </tr> </table>	Q1	Q2	Q3	Q4	Decode	Read literal 'k'<7:0>	Execute	NOP	Forced NOP	NOP	Execute	NOP
Q1	Q2	Q3	Q4										
Decode	Read literal 'k'<7:0>	Execute	NOP										
Forced NOP	NOP	Execute	NOP										

Example: HERE CALL THERE

**Before Instruction**

PC = Address(HERE)

**After Instruction**

PC = Address(THERE)

TOS = Address(HERE + 1)

<b>CLRF</b>	<b>Clear f</b>								
Syntax:	[ <i>label</i> ] CLRF f,s								
Operands:	0 ≤ f ≤ 255								
Operation:	00h → f, s ∈ [0,1] 00h → dest								
Status Affected:	None								
Encoding:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td>0010</td> <td>100s</td> <td>ffff</td> <td>ffff</td> </tr> </table>	0010	100s	ffff	ffff				
0010	100s	ffff	ffff						
Description:	Clears the contents of the specified register(s). s = 0: Data memory location 'f' and WREG are cleared. s = 1: Data memory location 'f' is cleared.								
Words:	1								
Cycles:	1								
Q Cycle Activity:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <th>Q1</th> <th>Q2</th> <th>Q3</th> <th>Q4</th> </tr> <tr> <td>Decode</td> <td>Read register 'f'</td> <td>Execute</td> <td>Write register 'f' and other specified register</td> </tr> </table>	Q1	Q2	Q3	Q4	Decode	Read register 'f'	Execute	Write register 'f' and other specified register
Q1	Q2	Q3	Q4						
Decode	Read register 'f'	Execute	Write register 'f' and other specified register						

Example: CLRF FLAG\_REG

**Before Instruction**

FLAG\_REG = 0x5A

**After Instruction**

FLAG\_REG = 0x00

<b>CLRWDT</b>	<b>Clear Watchdog Timer</b>				
Syntax:	[ <i>label</i> ] CLRWDT				
Operands:	None				
Operation:	00h → WDT 0 → WDT postscaler, 1 → <u>TO</u> 1 → <u>PD</u>				
Status Affected:	<u>TO</u> , <u>PD</u>				
Encoding:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td>0000</td> <td>0000</td> <td>0000</td> <td>0100</td> </tr> </table>	0000	0000	0000	0100
0000	0000	0000	0100		
Description:	CLRWDT instruction resets the watchdog timer. It also resets the prescaler of the WDT. Status bits <u>TO</u> and <u>PD</u> are set.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read register ALUSTA	Execute	NOP		

Example: CLRWDT

**Before Instruction**

WDT counter = ?

**After Instruction**

WDT counter	=	0x00
WDT Postscaler	=	0
<u>TO</u>	=	1
<u>PD</u>	=	1

<b>COMF</b>	<b>Complement f</b>				
Syntax:	[ <i>label</i> ] COMF f,d				
Operands:	$0 \leq f \leq 255$ $d \in [0,1]$				
Operation:	$(\bar{f}) \rightarrow (\text{dest})$				
Status Affected:	Z				
Encoding:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td>0001</td> <td>001d</td> <td>ffff</td> <td>ffff</td> </tr> </table>	0001	001d	ffff	ffff
0001	001d	ffff	ffff		
Description:	The contents of register 'f' are complemented. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Execute	Write register 'f'		

Example: COMF REG1, 0

**Before Instruction**

REG1 = 0x13

**After Instruction**

REG1	=	0x13
WREG	=	0xEC

<b>MOVPF</b>	<b>Move p to f</b>								
Syntax:	[label] MOVPF p,f								
Operands:	0 ≤ f ≤ 255 0 ≤ p ≤ 31								
Operation:	(p) → (f)								
Status Affected:	Z								
Encoding:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td>010p</td> <td>pppp</td> <td>ffff</td> <td>ffff</td> </tr> </table>	010p	pppp	ffff	ffff				
010p	pppp	ffff	ffff						
Description:	<p>Move data from data memory location 'p' to data memory location 'f'. Location 'f' can be anywhere in the 256 byte data space (00h to FFh) while 'p' can be 00h to 1Fh.</p> <p>Either 'p' or 'f' can be WREG (a useful special situation).</p> <p>MOVPF is particularly useful for transferring a peripheral register (e.g. the timer or an I/O port) to a data memory location. Both 'f' and 'p' can be indirectly addressed.</p>								
Words:	1								
Cycles:	1								
Q Cycle Activity:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <th>Q1</th> <th>Q2</th> <th>Q3</th> <th>Q4</th> </tr> <tr> <td>Decode</td> <td>Read register 'p'</td> <td>Execute</td> <td>Write register 'f'</td> </tr> </table>	Q1	Q2	Q3	Q4	Decode	Read register 'p'	Execute	Write register 'f'
Q1	Q2	Q3	Q4						
Decode	Read register 'p'	Execute	Write register 'f'						

Example: MOVPF REG1, REG2

Before Instruction

```
REG1      = 0x11
REG2      = 0x33
```

After Instruction

```
REG1      = 0x11
REG2      = 0x11
```

<b>MOVWF</b>	<b>Move WREG to f</b>								
Syntax:	[label] MOVWF f								
Operands:	0 ≤ f ≤ 255								
Operation:	(WREG) → (f)								
Status Affected:	None								
Encoding:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td>0000</td> <td>0001</td> <td>ffff</td> <td>ffff</td> </tr> </table>	0000	0001	ffff	ffff				
0000	0001	ffff	ffff						
Description:	<p>Move data from WREG to register 'f'. Location 'f' can be anywhere in the 256 word data space.</p>								
Words:	1								
Cycles:	1								
Q Cycle Activity:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <th>Q1</th> <th>Q2</th> <th>Q3</th> <th>Q4</th> </tr> <tr> <td>Decode</td> <td>Read register 'f'</td> <td>Execute</td> <td>Write register 'f'</td> </tr> </table>	Q1	Q2	Q3	Q4	Decode	Read register 'f'	Execute	Write register 'f'
Q1	Q2	Q3	Q4						
Decode	Read register 'f'	Execute	Write register 'f'						

Example: MOVWF REG

Before Instruction


```
WREG    = 0x4F
REG     = 0xFF
```

After Instruction

```
WREG    = 0x4F
REG     = 0x4F
```

Applicable Devices | 42 | R42 | 42A | 43 | R43 | 44

FIGURE 17-3: CLKOUT AND I/O TIMING



† In EC and RC modes only.

TABLE 17-3: CLKOUT AND I/O TIMING REQUIREMENTS


Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKOUT↓	—	15 ‡	30 ‡	ns	Note 1
11	TosH2ckH	OSC1↑ to CLKOUT↑	—	15 ‡	30 ‡	ns	Note 1
12	TckR	CLKOUT rise time	—	5 ‡	15 ‡	ns	Note 1
13	TckF	CLKOUT fall time	—	5 ‡	15 ‡	ns	Note 1
14	TckH2ioV	CLKOUT↑ to Port out valid	—	—	0.5TCY + 20‡	ns	Note 1
15	TioV2ckH	Port in valid before CLKOUT↑	0.25TCY + 25 ‡	—	—	ns	Note 1
16	TckH2iol	Port in hold after CLKOUT↑	0 ‡	—	—	ns	Note 1
17	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid	—	—	100 ‡	ns	
20	TioR	Port output rise time	—	10 ‡	35 ‡	ns	
21	TioF	Port output fall time	—	10 ‡	35 ‡	ns	
22	TinHL	INT pin high or low time	25 *	—	—	ns	
23	TrbHL	RB7:RB0 change INT high or low time	25 *	—	—	ns	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

‡ These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Measurements are taken in EC Mode where OSC2 output = 4 x Tosc = TCY.

**FIGURE 17-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING****TABLE 17-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS**

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
30	Tmcl	MCLR Pulse Width (low)	100 *	—	—	ns	
31	Twdt	Watchdog Timer Time-out Period (Prescale = 1)	5 *	12	25 *	ms	
32	Tost	Oscillation Start-up Timer Period		1024 Tosc §		ms	Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period	40 *	96	200 *	ms	
35	Tmcl2adl	MCLR to System Interface bus (AD15:AD0) invalid	—	—	100 *	ns	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

‡ These parameters are for design guidance only and are not tested, nor characterized.

§ This specification ensured by design.

Applicable Devices | 42 | R42 | 42A | 43 | R43 | 44

FIGURE 17-12: MEMORY INTERFACE READ TIMING






TABLE 17-12: MEMORY INTERFACE READ REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
150	TadV2aIL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tcy - 30	—	—	ns	
151	TalL2adI	ALE↓ to address out invalid (address hold time)	5*	—	—	ns	
160	TadZ2oeL	AD<15:0> high impedance to $\overline{OE}$ ↓	0*	—	—	ns	
161	ToeH2adD	$\overline{OE}$ ↑ to AD<15:0> driven	0.25Tcy - 15	—	—	ns	
162	TadV2oeH	Data in valid before $\overline{OE}$ ↑ (data setup time)	35	—	—	ns	
163	ToeH2adI	$\overline{OE}$ ↑ to data in invalid (data hold time)	0	—	—	ns	
164	TalH	ALE pulse width	—	0.25TCY §	—	ns	
165	ToeL	$\overline{OE}$ pulse width	0.5Tcy - 35 §	—	—	ns	
166	TalH2alH	ALE↑ to ALE↑ (cycle time)	—	TCY §	—	ns	
167	Tacc	Address access time	—	—	0.75 Tcy-40	ns	
168	Toe	Output enable access time ( $\overline{OE}$ low to Data Valid)	—	—	0.5 Tcy - 60	ns	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification guaranteed by design.

FIGURE 18-19:  $V_{TH}$ ,  $V_{IL}$  of I/O PINS (SCHMITT TRIGGER) vs.  $V_{DD}$ FIGURE 18-20:  $V_{TH}$  (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT  
(IN XT AND LF MODES) vs.  $V_{DD}$ 

Applicable Devices | 42 | R42 | 42A | 43 | R43 | 44

## 19.4 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

- |             |  |
|-------------|--|
| 1. TppS2ppS | 3. TCC:ST      ( $I^2C$ specifications only) |
| 2. TppS     | 4. Ts      ( $I^2C$ specifications only)     |

T	
F	Frequency
T	Time

Lowercase symbols (pp) and their meanings:

pp			
ad	Address/Data	ost	Oscillator Start-Up Timer
al	ALE	pwrt	Power-Up Timer
cc	Capture1 and Capture2	rb	PORTB
ck	CLKOUT or clock	rd	$\overline{RD}$
dt	Data in	rw	$\overline{RD}$ or $\overline{WR}$
in	INT pin	t0	T0CKI
io	I/O port	t123	TCLK12 and TCLK3
mc	$\overline{MCLR}$	wdt	Watchdog Timer
oe	$\overline{OE}$	wr	$\overline{WR}$
os	OSC1		

Uppercase symbols and their meanings:

S			
D	Driven	L	Low
E	Edge	P	Period
F	Fall	R	Rise
H	High	V	Valid
I	Invalid (Hi-impedance)	Z	Hi-impedance

FIGURE 19-3: CLKOUT AND I/O TIMING




TABLE 19-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Typt	Max	Units	Conditions
10	T <sub>osH2ckL</sub>	OSC1↓ to CLKOUT↓		—	15 ‡	30 ‡	ns	Note 1
11	T <sub>osH2ckH</sub>	OSC1↓ to CLKOUT↑		—	15 ‡	30 ‡	ns	Note 1
12	T <sub>ckR</sub>	CLKOUT rise time		—	5 ‡	15 ‡	ns	Note 1
13	T <sub>ckF</sub>	CLKOUT fall time		—	5 ‡	15 ‡	ns	Note 1
14	T <sub>ckH2ioV</sub>	CLKOUT ↑ to Port out valid	PIC17CR42/42A/43/R43/44	—	—	0.5TCY + 20 ‡	ns	Note 1
			PIC17LCR42/42A/43/R43/44	—	—	0.5TCY + 50 ‡	ns	Note 1
15	T <sub>ioV2ckH</sub>	Port in valid before CLKOUT↑	PIC17CR42/42A/43/R43/44	0.25TCY + 25 ‡	—	—	ns	Note 1
			PIC17LCR42/42A/43/R43/44	0.25TCY + 50 ‡	—	—	ns	Note 1
16	T <sub>ckH2iol</sub>	Port in hold after CLKOUT↑		0 ‡	—	—	ns	Note 1
17	T <sub>osH2ioV</sub>	OSC1↓ (Q1 cycle) to Port out valid		—	—	100 ‡	ns	
18	T <sub>osh2iol</sub>	OSC1↓ (Q2 cycle) to Port input invalid (I/O in hold time)		0 ‡	—	—	ns	
19	T <sub>ioV2osH</sub>	Port input valid to OSC1↓ (I/O in setup time)		30 ‡	—	—	ns	
20	T <sub>ioR</sub>	Port output rise time		—	10 ‡	35 ‡	ns	
21	T <sub>ioF</sub>	Port output fall time		—	10 ‡	35 ‡	ns	
22	T <sub>inHL</sub>	INT pin high or low time		25 *	—	—	ns	
23	T <sub>rbHL</sub>	RB7:RB0 change INT high or low time		25 *	—	—	ns	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

‡ These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Measurements are taken in EC Mode where CLKOUT output is 4 x Tosc.

# PIC17C4X

Applicable Devices | 42 | R42 | 42A | 43 | R43 | 44

FIGURE 19-11: MEMORY INTERFACE WRITE TIMING (NOT SUPPORTED IN PIC17LC4X DEVICES)




TABLE 19-11: MEMORY INTERFACE WRITE REQUIREMENTS (NOT SUPPORTED IN PIC17LC4X DEVICES)

Parameter No.	Sym	Characteristic	Min	Typt	Max	Units	Conditions
150	TadV2all	AD<15:0> (address) valid to ALE $\downarrow$ (address setup time)	0.25Tcy - 10	—	—	ns	
151	TallL2adl	ALE $\downarrow$ to address out invalid (address hold time)	0	—	—	ns	
152	TadV2wrL	Data out valid to WR $\downarrow$ (data setup time)	0.25Tcy - 40	—	—	ns	
153	TwrH2adl	WR $\uparrow$ to data out invalid (data hold time)	—	0.25TCY §	—	ns	
154	TwrL	WR pulse width	—	0.25TCY §	—	ns	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

# **PIC17C4X**


---

---

## **NOTES:**

## 21.0 PACKAGING INFORMATION

### 21.1 40-Lead Ceramic CERDIP Dual In-line, and CERDIP Dual In-line with Window (600 mil)



Package Group: Ceramic CERDIP Dual In-Line (CDP)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
$\alpha$	0°	10°		0°	10°	
A	4.318	5.715		0.170	0.225	
A1	0.381	1.778		0.015	0.070	
A2	3.810	4.699		0.150	0.185	
A3	3.810	4.445		0.150	0.175	
B	0.355	0.585		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	51.435	52.705		2.025	2.075	
D1	48.260	48.260	Reference	1.900	1.900	Reference
E	15.240	15.875		0.600	0.625	
E1	12.954	15.240		0.510	0.600	
e1	2.540	2.540	Reference	0.100	0.100	Reference
eA	14.986	16.002	Typical	0.590	0.630	Typical
eB	15.240	18.034		0.600	0.710	
L	3.175	3.810		0.125	0.150	
N	40	40		40	40	
S	1.016	2.286		0.040	0.090	
S1	0.381	1.778		0.015	0.070	

## **E.5 PIC16C7X Family of Devices**

Clock	Memory	Peripherals	Features
PIC16C710	20 MHz	512 Bytes EEPROM Program Memory (X14 Words)	TMR0
PIC16C71	20 MHz	36 Bytes Data Memory (64 Bytes)	TMR0
PIC16C711	20 MHz	68 Bytes Data Memory (X14 Words)	TMR0
PIC16C72	20 MHz	128 Bytes Data Memory (X14 Words)	TMR0, TMR1, TMR2
PIC16C73	20 MHz	192 Bytes Data Memory (X14 Words)	TMR0, TMR1, TMR2
PIC16C73A <sup>(1)</sup>	20 MHz	192 Bytes Data Memory (X14 Words)	TMR0, TMR1, TMR2
PIC16C74	20 MHz	192 Bytes Data Memory (X14 Words)	TMR0, TMR1, TMR2
PIC16C74A <sup>(1)</sup>	20 MHz	192 Bytes Data Memory (X14 Words)	TMR0, TMR1, TMR2

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current

All PIC16CZY Family devices use serial programming with clock pin PB6 and data pin RB7 capability.

Note 1: Please contact your local sales office for availability of these devices.

WDT .....	99, 103
Clearing the WDT .....	103
Normal Timer .....	103
Period .....	103
Programming Considerations .....	103
WDTPS0 .....	99
WDTPS1 .....	99
WREG .....	34

## X

XORLW .....	141
XORWF .....	141

## Z

Z .....	9, 36
Zero (Z) .....	9

## LIST OF EXAMPLES

Example 3-1: Signed Math .....	9
Example 3-2: Instruction Pipeline Flow .....	14
Example 5-1: Saving STATUS and WREG in RAM .....	27
Example 6-1: Indirect Addressing.....	40
Example 7-1: Table Write .....	46
Example 7-2: Table Read.....	48
Example 8-1: 8 x 8 Multiply Routine .....	49
Example 8-2: 8 x 8 Signed Multiply Routine .....	49
Example 8-3: 16 x 16 Multiply Routine .....	50
Example 8-4: 16 x 16 Signed Multiply Routine .....	51
Example 9-1: Initializing PORTB .....	57
Example 9-2: Initializing PORTC .....	58
Example 9-3: Initializing PORTD .....	60
Example 9-4: Initializing PORTE .....	62
Example 9-5: Read Modify Write Instructions on an I/O Port .....	64
Example 11-1: 16-Bit Read .....	69
Example 11-2: 16-Bit Write.....	69
Example 12-1: Sequence to Read Capture Registers.....	78
Example 12-2: Writing to TMR3 .....	80
Example 12-3: Reading from TMR3.....	80
Example 13-1: Calculating Baud Rate Error.....	86
Example F-1: PIC17C42 to Sleep.....	223

## LIST OF FIGURES

Figure 3-1: PIC17C42 Block Diagram .....	10
Figure 3-2: PIC17CR42/42A/43/R43/44 Block Diagram.....	11
Figure 3-3: Clock/Instruction Cycle.....	14
Figure 4-1: Simplified Block Diagram of On-chip Reset Circuit.....	15
Figure 4-2: Time-Out Sequence on Power-Up (MCLR Tied to VDD) .....	17
Figure 4-3: Time-Out Sequence on Power-Up (MCLR NOT Tied to VDD).....	17
Figure 4-4: Slow Rise Time (MCLR Tied to VDD) .....	17
Figure 4-5: Oscillator Start-Up Time .....	18
Figure 4-6: Using On-Chip POR .....	18
Figure 4-7: Brown-out Protection Circuit 1.....	18
Figure 4-8: PIC17C42 External Power-On Reset Circuit (For Slow VDD Power-Up) .....	18
Figure 4-9: Brown-out Protection Circuit 2.....	18
Figure 5-1: Interrupt Logic .....	21
Figure 5-2: INTSTA Register (Address: 07h, Unbanked) .....	22
Figure 5-3: PIE Register (Address: 17h, Bank 1) .....	23
Figure 5-4: PIR Register (Address: 16h, Bank 1) .....	24
Figure 5-5: INT Pin / T0CKI Pin Interrupt Timing .....	26
Figure 6-1: Program Memory Map and Stack.....	29
Figure 6-2: Memory Map in Different Modes .....	30
Figure 6-3: External Program Memory Access Waveforms .....	31
Figure 6-4: Typical External Program Memory Connection Diagram.....	31
Figure 6-5: PIC17C42 Register File Map.....	33
Figure 6-6: PIC17CR42/42A/43/R43/44 Register File Map.....	33
Figure 6-7: ALUSTA Register (Address: 04h, Unbanked) .....	36
Figure 6-8: CPUSTA Register (Address: 06h, Unbanked) .....	37
Figure 6-9: T0STA Register (Address: 05h, Unbanked) .....	38
Figure 6-10: Indirect Addressing.....	39
Figure 6-11: Program Counter Operation .....	41



# MICROCHIP

## WORLDWIDE SALES AND SERVICE

### AMERICAS

#### Corporate Office

2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200 Fax: 480-792-7277  
Technical Support: 480-792-7627  
Web Address: <http://www.microchip.com>

#### Rocky Mountain

2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7966 Fax: 480-792-7456

#### Atlanta

500 Sugar Mill Road, Suite 200B  
Atlanta, GA 30350  
Tel: 770-640-0034 Fax: 770-640-0307

#### Boston

2 Lan Drive, Suite 120  
Westford, MA 01886  
Tel: 978-692-3848 Fax: 978-692-3821

#### Chicago

333 Pierce Road, Suite 180  
Itasca, IL 60143  
Tel: 630-285-0071 Fax: 630-285-0075

#### Dallas

4570 Westgrove Drive, Suite 160  
Addison, TX 75001  
Tel: 972-818-7423 Fax: 972-818-2924

#### Detroit

Tri-Atria Office Building  
32255 Northwestern Highway, Suite 190  
Farmington Hills, MI 48334  
Tel: 248-538-2250 Fax: 248-538-2260

#### Kokomo

2767 S. Albright Road  
Kokomo, Indiana 46902  
Tel: 765-864-8360 Fax: 765-864-8387

#### Los Angeles

18201 Von Karman, Suite 1090  
Irvine, CA 92612  
Tel: 949-263-1888 Fax: 949-263-1338

#### New York

150 Motor Parkway, Suite 202  
Hauppauge, NY 11788  
Tel: 631-273-5305 Fax: 631-273-5335

#### San Jose

Microchip Technology Inc.  
2107 North First Street, Suite 590  
San Jose, CA 95131  
Tel: 408-436-7950 Fax: 408-436-7955

#### Toronto

6285 Northam Drive, Suite 108  
Mississauga, Ontario L4V 1X5, Canada  
Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

#### Australia

Microchip Technology Australia Pty Ltd  
Suite 22, 41 Rawson Street  
Epping 2121, NSW  
Australia  
Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

#### China - Beijing

Microchip Technology Consulting (Shanghai)  
Co., Ltd., Beijing Liaison Office  
Unit 915  
Bei Hai Wan Tai Bldg.  
No. 6 Chaoyangmen Beidajie  
Beijing, 100027, No. China  
Tel: 86-10-85282100 Fax: 86-10-85282104

#### China - Chengdu

Microchip Technology Consulting (Shanghai)  
Co., Ltd., Chengdu Liaison Office  
Rm. 2401, 24th Floor,  
Ming Xing Financial Tower  
No. 88 TIDU Street  
Chengdu 610016, China  
Tel: 86-28-6766200 Fax: 86-28-6766599

#### China - Fuzhou

Microchip Technology Consulting (Shanghai)  
Co., Ltd., Fuzhou Liaison Office  
Unit 28F, World Trade Plaza  
No. 71 Wusi Road  
Fuzhou 350001, China  
Tel: 86-591-7503506 Fax: 86-591-7503521

#### China - Shanghai

Microchip Technology Consulting (Shanghai)  
Co., Ltd.  
Room 701, Bldg. B  
Far East International Plaza  
No. 317 Xian Xia Road  
Shanghai, 200051  
Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

#### China - Shenzhen

Microchip Technology Consulting (Shanghai)  
Co., Ltd., Shenzhen Liaison Office  
Rm. 1315, 13/F, Shenzhen Kerry Centre,  
Renmin Lu  
Shenzhen 518001, China  
Tel: 86-755-2350361 Fax: 86-755-2366086

#### Hong Kong

Microchip Technology Hongkong Ltd.  
Unit 901-6, Tower 2, Metropiazza  
223 Hing Fong Road  
Kwai Fong, N.T., Hong Kong  
Tel: 852-2401-1200 Fax: 852-2401-3431

#### India

Microchip Technology Inc.  
India Liaison Office  
Divyasree Chambers  
1 Floor, Wing A (A3/A4)  
No. 11, O'Shaugnessy Road  
Bangalore, 560 025, India  
Tel: 91-80-2290061 Fax: 91-80-2290062

### Japan

Microchip Technology Japan K.K.  
Benex S-1 6F  
3-18-20, Shinyokohama  
Kohoku-Ku, Yokohama-shi  
Kanagawa, 222-0033, Japan  
Tel: 81-45-471-6166 Fax: 81-45-471-6122

### Korea

Microchip Technology Korea  
168-1, Youngbo Bldg. 3 Floor  
Samsung-Dong, Kangnam-Ku  
Seoul, Korea 135-882  
Tel: 82-2-554-7200 Fax: 82-2-558-5934

### Singapore

Microchip Technology Singapore Pte Ltd.  
200 Middle Road  
#07-02 Prime Centre  
Singapore, 188980  
Tel: 65-334-8870 Fax: 65-334-8850

### Taiwan

Microchip Technology Taiwan  
11F-3, No. 207  
Tung Hua North Road  
Taipei, 105, Taiwan  
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

### EUROPE

#### Denmark

Microchip Technology Nordic ApS  
Regus Business Centre  
Lautrup høj 1-3  
Ballerup DK-2750 Denmark  
Tel: 45 4420 9895 Fax: 45 4420 9910

#### France

Microchip Technology SARL  
Parc d'Activite du Moulin de Massy  
43 Rue du Saule Trapu  
Batiment A - 1er Etagé  
91300 Massy, France  
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

#### Germany

Microchip Technology GmbH  
Gustav-Heinemann Ring 125  
D-81739 Munich, Germany  
Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

#### Italy

Microchip Technology SRL  
Centro Direzionale Colleoni  
Palazzo Taurus 1 V. Le Colleoni 1  
20041 Agrate Brianza  
Milan, Italy  
Tel: 39-039-65791-1 Fax: 39-039-6899883

#### United Kingdom

Arizona Microchip Technology Ltd.  
505 Eskdale Road  
Winnersh Triangle  
Wokingham  
Berkshire, England RG41 5TU  
Tel: 44 118 921 5869 Fax: 44-118 921-5820

01/18/02