



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	4KB (2K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	232 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c42at-25e-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams Cont.'d



3.1 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3, and Q4. Internally, the program counter (PC) is incremented every Q1, and the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 3-3.

3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3, and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g.GOTO) then two cycles are required to complete the instruction (Example 3-2).

A fetch cycle begins with the program counter incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



FIGURE 3-3: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-2: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

5.1 Interrupt Status Register (INTSTA)

The Interrupt Status/Control register (INTSTA) records the individual interrupt requests in flag bits, and contains the individual interrupt enable bits (not for the peripherals).

The PEIF bit is a read only, bit wise OR of all the peripheral flag bits in the PIR register (Figure 5-4).

Note: T0IF, INTF, T0CKIF, or PEIF will be set by the specified condition, even if the corresponding interrupt enable bit is clear (interrupt disabled) or the GLINTD bit is set (all interrupts disabled).

Care should be taken when clearing any of the INTSTA register enable bits when interrupts are enabled (GLINTD is clear). If any of the INTSTA flag bits (T0IF, INTF, T0CKIF, or PEIF) are set in the same instruction cycle as the corresponding interrupt enable bit is cleared, the device will vector to the reset address (0x00).

When disabling any of the INTSTA enable bits, the GLINTD bit should be set (disabled).

FIGURE 5-2: INTSTA REGISTER (ADDRESS: 07h, UNBANKED)

R - 0	
PEIF	TOCKIF TOIF INTE PEIE TOCKIE TOIE INTE R = Readable bit bito W = Writable bit
DILI	- n = Value at POR reset
bit 7:	 PEIF: Peripheral Interrupt Flag bit This bit is the OR of all peripheral interrupt flag bits AND'ed with their corresponding enable bits. 1 = A peripheral interrupt is pending 0 = No peripheral interrupt is pending
bit 6:	TOCKIF : External Interrupt on TOCKI Pin Flag bit This bit is cleared by hardware, when the interrupt logic forces program execution to vector (18h). 1 = The software specified edge occurred on the RA1/T0CKI pin 0 = The software specified edge did not occur on the RA1/T0CKI pin
bit 5:	T0IF : TMR0 Overflow Interrupt Flag bit This bit is cleared by hardware, when the interrupt logic forces program execution to vector (10h). 1 = TMR0 overflowed 0 = TMR0 did not overflow
bit 4:	 INTF: External Interrupt on INT Pin Flag bit This bit is cleared by hardware, when the interrupt logic forces program execution to vector (08h). 1 = The software specified edge occurred on the RA0/INT pin 0 = The software specified edge did not occur on the RA0/INT pin
bit 3:	PEIE : Peripheral Interrupt Enable bit This bit enables all peripheral interrupts that have their corresponding enable bits set. 1 = Enable peripheral interrupts 0 = Disable peripheral interrupts
bit 2:	T0CKIE : External Interrupt on T0CKI Pin Enable bit 1 = Enable software specified edge interrupt on the RA1/T0CKI pin 0 = Disable interrupt on the RA1/T0CKI pin
bit 1:	T0IE : TMR0 Overflow Interrupt Enable bit 1 = Enable TMR0 overflow interrupt 0 = Disable TMR0 overflow interrupt
bit 0:	INTE: External Interrupt on RA0/INT Pin Enable bit 1 = Enable software specified edge interrupt on the RA0/INT pin 0 = Disable software specified edge interrupt on the RA0/INT pin

NOTES:

6.2 Data Memory Organization

Data memory is partitioned into two areas. The first is the General Purpose Registers (GPR) area, while the second is the Special Function Registers (SFR) area. The SFRs control the operation of the device.

Portions of data memory are banked, this is for both areas. The GPR area is banked to allow greater than 232 bytes of general purpose RAM. SFRs are for the registers that control the peripheral functions. Banking requires the use of control bits for bank selection. These control bits are located in the Bank Select Register (BSR). If an access is made to a location outside this banked region, the BSR bits are ignored. Figure 6-5 shows the data memory map organization for the PIC17C42 and Figure 6-6 for all of the other PIC17C4X devices.

Instructions MOVPF and MOVFP provide the means to move values from the peripheral area ("P") to any location in the register file ("F"), and vice-versa. The definition of the "P" range is from 0h to 1Fh, while the "F" range is 0h to FFh. The "P" range has six more locations than peripheral registers (eight locations for the PIC17C42 device) which can be used as General Purpose Registers. This can be useful in some applications where variables need to be copied to other locations in the general purpose RAM (such as saving status information during an interrupt).

The entire data memory can be accessed either directly or indirectly through file select registers FSR0 and FSR1 (Section 6.4). Indirect addressing uses the appropriate control bits of the BSR for accesses into the banked areas of data memory. The BSR is explained in greater detail in Section 6.8.

6.2.1 GENERAL PURPOSE REGISTER (GPR)

All devices have some amount of GPR area. The GPRs are 8-bits wide. When the GPR area is greater than 232, it must be banked to allow access to the additional memory space.

Only the PIC17C43 and PIC17C44 devices have banked memory in the GPR area. To facilitate switching between these banks, the MOVLR bank instruction has been added to the instruction set. GPRs are not initialized by a Power-on Reset and are unchanged on all other resets.

6.2.2 SPECIAL FUNCTION REGISTERS (SFR)

The SFRs are used by the CPU and peripheral functions to control the operation of the device (Figure 6-5 and Figure 6-6). These registers are static RAM.

The SFRs can be classified into two sets, those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described here, while those related to a peripheral feature are described in the section for each peripheral feature.

The peripheral registers are in the banked portion of memory, while the core registers are in the unbanked region. To facilitate switching between the peripheral banks, the MOVLB bank instruction has been provided.

NOTES:

TABLE 9-7: PORTD FUNCTIONS

Name	Bit	Buffer Type	Function
RD0/AD8	bit0	TTL	Input/Output or system bus address/data pin.
RD1/AD9	bit1	TTL	Input/Output or system bus address/data pin.
RD2/AD10	bit2	TTL	Input/Output or system bus address/data pin.
RD3/AD11	bit3	TTL	Input/Output or system bus address/data pin.
RD4/AD12	bit4	TTL	Input/Output or system bus address/data pin.
RD5/AD13	bit5	TTL	Input/Output or system bus address/data pin.
RD6/AD14	bit6	TTL	Input/Output or system bus address/data pin.
RD7/AD15	bit7	TTL	Input/Output or system bus address/data pin.

Legend: TTL = TTL input.

TABLE 9-8: REGISTERS/BITS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
13h, Bank 1	PORTD	RD7/ AD15	RD6/ AD14	RD5/ AD13	RD4/ AD12	RD3/ AD11	RD2/ AD10	RD1/ AD9	RD0/ AD8	xxxx xxxx	uuuu uuuu
12h, Bank 1	DDRD	Data direction register for PORTD						1111 1111	1111 1111		

Legend: x = unknown, u = unchanged.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

11.1 <u>Timer0 Operation</u>

When the TOCS (TOSTA<5>) bit is set, TMR0 increments on the internal clock. When TOCS is clear, TMR0 increments on the external clock (RA1/T0CKI pin). The external clock edge can be configured in software. When the TOSE (TOSTA<6>) bit is set, the timer will increment on the rising edge of the RA1/T0CKI pin. When T0SE is clear, the timer will increment on the falling edge of the RA1/T0CKI pin. The prescaler can be programmed to introduce a prescale of 1:1 to 1:256. The timer increments from 0000h to FFFFh and rolls over to 0000h. On overflow, the TMR0 Interrupt Flag bit (T0IF) is set. The TMR0 interrupt can be masked by clearing the corresponding TMR0 Interrupt Enable bit (T0IE). The TMR0 Interrupt Flag bit (T0IF) is automatically cleared when vectoring to the TMR0 interrupt vector.

11.2 Using Timer0 with External Clock

When the external clock input is used for Timer0, it is synchronized with the internal phase clocks. Figure 11-3 shows the synchronization of the external clock. This synchronization is done after the prescaler. The output of the prescaler (PSOUT) is sampled twice in every instruction cycle to detect a rising or a falling edge. The timing requirements for the external clock are detailed in the electrical specification section for the desired device.

11.2.1 DELAY FROM EXTERNAL CLOCK EDGE

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time TMR0 is actually incremented. Figure 11-3 shows that this delay is between 3Tosc and 7Tosc. Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within \pm 4Tosc (\pm 121 ns @ 33 MHz).



FIGURE 11-2: TIMER0 MODULE BLOCK DIAGRAM

15.2 <u>Q Cycle Activity</u>

Each instruction cycle (Tcy) is comprised of four Q cycles (Q1-Q4). The Q cycles provide the timing/designation for the Decode, Read, Execute, Write etc., of each instruction cycle. The following diagram shows the relationship of the Q cycles to the instruction cycle.

The 4 Q cycles that make up an instruction cycle (Tcy) can be generalized as:

- Q1: Instruction Decode Cycle or forced NOP
- Q2: Instruction Read Cycle or NOP
- Q3: Instruction Execute
- Q4: Instruction Write Cycle or NOP

Each instruction will show the detailed Q cycle operation for the instruction.

FIGURE 15-2: Q CYCLE ACTIVITY



IORWF	Inclusive		with f	LCA	LL	Long C	Long Call				
Syntax:	[label]	IORWF f,d		Syn	Syntax:		[label] LCALL k				
Operands:	$0 \le f \le 255$	5		Ope	rands:	$0 \le k \le 2$	255				
	d ∈ [0,1]			Ope	ration:	PC + 1 ·	\rightarrow TOS;				
Operation:	(WREG) .	$OR.\left(f ight) ightarrow\left(de ight)$	est)			$k\toPC$	L, (PCLAT	$H) \rightarrow PC$	СН		
Status Affected:	Z			Stat	us Affected:	None					
Encoding:	0000	100d ff:	ff ffff	Enc	oding:	1011	0111	kkkk	kkkk		
Description:	Pescription: Inclusive OR WREG with register 'f'. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in regis- ter 'f'.			Des	cription:	LCALL al tine call t gram me First, the	LCALL allows an unconditional subroutine call to anywhere within the 64k pr gram memory space.				
Words:	1					pushed c	onto the stac	ck. A 16-I	bit desti-		
Cycles:	1					nation address is then loaded into the program counter. The lower 8-bits of					
Q Cycle Activity:						the destin	nation addre	ess is em	bedded in		
Q1	Q2	Q3	Q4			the instruction. The upper 8-bits of PC is loaded from PC high holding latch					
Decode	Read	Execute	Write to			PCLATH.					
	register i		uesunation	Wor	ds:	1					
Example:	IORWF R	esult, O		Сус	es:	2					
Before Instru	iction			QC	ycle Activity:						
WREG	$= 0x^{13}$ = 0x91				Q1	Q2	Q3		Q4		
After Instruct	ion = 0x13 = 0x93			Decode	Read literal 'k'	Execu	ite reg	Write ister PCL			
WREG				Forced NOP	NOP	Execu	ite	NOP			
				<u>Exa</u>	<u>mple</u> :	MOVLW MOVPF LCALL	HIGH(SUB WREG, PC LOW(SUBR	ROUTINE LATH OUTINE)])		

Before Instruction

SUBROUTINE PC	= =	16-bit Address ?
After Instruction		

PC = Address (SUBI

RLNCF Rotate Left f (no carry)								
Synt	ax:	[label]	RLN	ICF	f,d		
Ope	rands:	0 d	0 ≤ f ≤ 255 d ∈ [0,1]					
Ope	ration:	f∢ f	$\langle n \rangle \rightarrow \langle 7 \rangle \rightarrow$	d <n+ d<0></n+ 	1>;			
Statu	us Affected:	Ν	lone					
Enco	oding:	Γ	0010	00	1d	ff	ff	ffff
Deso	cription:	T o p s	The contents of register 'f' are rotated one bit to the left. If 'd' is 0 the result i placed in WREG. If 'd' is 1 the result i stored back in register 'f'.					
Word	ds:	1						
Cycl	es:	1						
QC	cle Activity:							
	Q1	-	Q2		Q3		Q4	
	Decode	F reg	Read jister 'f'	E	xecut	e	W des	rite to tination
<u>Exar</u>	<u>mple</u> :	R	LNCF		REG	, 1		
	Before Instru	ictior	ו					
	C REG	= =	0 1110	1011				
	After Instruct C	tion =						
	REG	=	1101	0111				

RRCF		Rotate	Right	f throug	gh Ca	arry	
Syntax:		[label]	RRC	CF f,d			
Operand	ds:	0 ≤ f ≤ 2 d ∈ [0,1	55]				
Operatio	on:	$f < n > \rightarrow$ $f < 0 > \rightarrow$ $C \rightarrow d < 2$	d <n-1: C; 7></n-1: 	>;			
Status A	Affected:	С					
Encodin	g:	0001	100	d ff	ff	ffff	
Description: The contents of registrone bit to the right through the result of the result of the result with the result of the result with the result of the register of the r				register ' ht throug e result i the resu 'f'. register	f' are ih the s plac ilt is p f	rotated e Carry ced in blaced	
\A/= = = l= :							
vvoras:		1					
Cycles:	A	1					
Q Cycle	Activity:	00		00		04	
	Decode	Read register 'f	E	xecute	V de:	Vrite to stination	
Example	<u>ə</u> :	RRCF	RRCF REG1,0				
Bef	ore Instru	iction					
	REG1 C	= 1110 = 0	0110				
Afte	er Instruct REG1 WREG C	tion = 1110 = 0111 = 0	0110 0011				

SW/	\PF	Swap f							
Synt	ax:	[label]	SWAPF	f,d					
Ope	rands:	0 ≤ f ≤ 255 d ∈ [0,1]							
Ope	ration:	$f < 3:0 > \rightarrow f < 7:4 > \rightarrow$	dest<7: dest<3:	4>; 0>					
State	us Affected:	None							
Enco	oding:	0001	110d	ffff	ffff				
Des	cription:	The upper 'f' are exch placed in V placed in r	and lowe anged. If VREG. If egister 'f'.	r nibbles c 'd' is 0 the 'd' is 1 the	of register e result is result is				
Wor	ds:	1	1						
Cycl	es:	1	1						
QC	ycle Activity:								
	Q1	Q2	Q	3	Q4				
	Decode	Read register 'f'	Exect	ute V de	Vrite to stination				
<u>Exar</u>	<u>mple</u> :	SWAPF	REG,	0					
Before Instruction REG = 0x53									
	After Instruct REG	ion = 0x35							

TAB	LRD	Table Rea	ıd						
Synt	ax:	[label]	TABLRD t,i,f						
Ope	rands:	$0 \le f \le 255$	$0 \le f \le 255$						
		$t \in [0,1]$							
Ope	ration:	If $t = 1$,							
		If t = 0.	$\Gamma I \rightarrow I,$						
		TBLAT	$L \rightarrow f;$						
		Prog N	lem (TBLPTI	$R) \rightarrow TBLAT;$					
		lf i = 1, TBLPT	$R + 1 \rightarrow TBL$	PTR					
State	us Affected:	None							
Enco	oding:	1010	10ti ff	ff ffff					
Des	cription:	1. A byte is mov If t = 0 If t = 1	 A byte of the table latch (TBLAT) is moved to register file 'f'. If t = 0: the high byte is moved; If t = 1: the low byte is moved 						
		 Then the contents of the program memory location pointed to by the 16-bit Table Pointer (TBLPTR) is loaded into the 16-bit Table Latch (TBL AT) 							
		3. If i = 1 If i = 0	: TBLPTR is i : TBLPTR is r incremented	ncremented; not I					
Wor	ds:	1							
Cycl	es:	2 (3 cycle	if f = PCL)						
QC	vcle Activity:								
	Q1	Q2	Q3	Q4					
	Decode	Read	Execute	Write					
		register TBLATH or TBLATL		register 'f'					

Applicable Devices 42 R42 42A 43 R43 44

			Standard	Operati tempera	ng Cond	litions	(unless otherwise stated)	
DC CHARA	CTERI	STICS	-40°C \leq TA \leq +85°C for industrial and 0°C \leq TA \leq +70°C for commercial Operating voltage VDD range as described in Section 17.1					
Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions	
D080 D081	Vol	Output Low Voltage I/O ports (except RA2 and RA3) with TTL buffer			0.1VDD 0.4	V V	IOL = 4 mA IOL = 6 mA, VDD = 4.5V Note 6	
D082 D083		RA2 and RA3 OSC2/CLKOUT (RC and EC osc modes)			3.0 0.4	V V	IOL = 60.0 mA, VDD = 5.5V IOL = 2 mA, VDD = 4.5V	
D090 D091	Vон	Output High Voltage (Note 3) I/O ports (except RA2 and RA3) with TTL buffer	0.9Vdd 2.4			V V	IOH = -2 mA IOH = -6.0 mA, VDD = 4.5V Note 6	
D092		RA2 and RA3	-	-	12	V	Pulled-up to externally applied voltage	
D093		OSC2/CLKOUT (RC and EC osc modes)	2.4	-	-	V	Юн = -5 mA, VDD = 4.5V	
D100	Cosc2	Capacitive Loading Specs on Output Pins OSC2 pin	_	_	25 ††	pF	In EC or RC osc modes when OSC2 pin is outputting CLKOUT. External clock is used to drive OSC1.	
D101	Сю	All I/O pins and OSC2 (in RC mode)	-	-	50 ††	pF		
D102	CAD	System Interface Bus (PORTC, PORTD and PORTE)	-	-	100 ††	pF	In Microprocessor or Extended Microcontroller mode	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

the Design guidance to attain the AC timing specifications. These loads are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/Vpp pin may be kept in this range at times other than programming, but this is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Applicable Devices 42 R42 42A 43 R43 44









Applicable Devices 42 R42 42A 43 R43 44

19.3 **DC CHARACTERISTICS:**

PIC17CR42/42A/43/R43/44-16 (Commercial, Industrial) PIC17CR42/42A/43/R43/44-25 (Commercial, Industrial) PIC17CR42/42A/43/R43/44-33 (Commercial, Industrial) PIC17LCR42/42A/43/R43/44-08 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated) Operating temperature

DC CH

D030

D031 D032

D033

D040

D041 D042 D043 D050

DC CHARA	CTERI	STICS	$-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial and $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial						
			Operating voltage VDD range as described in Section 19.1						
Parameter									
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
		Input Low Voltage							
	VIL	I/O ports							
D030		with TTL buffer	Vss	-	0.8	V	$4.5V \le VDD \le 5.5V$		
			Vss	-	0.2Vdd	V	$2.5V \le VDD \le 4.5V$		
D031		with Schmitt Trigger buffer	Vss	-	0.2Vdd	V			
D032		MCLR, OSC1 (in EC and RC mode)	Vss	-	0.2Vdd	V	Note1		
D033		OSC1 (in XT, and LF mode)	-	0.5Vdd	_	V			
		Input High Voltage							
	Vін	I/O ports							
D040		with TTL buffer	2.0	-	Vdd	V	$4.5V \le VDD \le 5.5V$		
			1 + 0.2VDD	-	Vdd	V	$2.5V \le VDD \le 4.5V$		
D041		with Schmitt Trigger buffer	0.8Vdd	-	Vdd	V			
D042		MCLR	0.8Vdd	_	Vdd	V	Note1		
D043		OSC1 (XT, and LF mode)	_	0.5Vdd	_	V			
D050	VHYS	Hysteresis of	0.15Vdd *	-	-	V			
		Schmitt Trigger inputs							
		Input Leakage Current (Notes 2, 3)							
D060	lı∟	I/O ports (except RA2, RA3)	_	-	±1	μA	Vss \leq VPIN \leq VDD, I/O Pin at hi-impedance		

							disabled
D061		MCLR	_	_	±2	μA	VPIN = Vss or VPIN = VDD
D062		RA2, RA3			±2	μA	$Vss \le Vra2$, $Vra3 \le 12V$
D063		OSC1, TEST (EC, RC modes)	-	_	±1	μA	$Vss \le VPIN \le VDD$
D063B		OSC1, TEST (XT, LF modes)	-	-	VPIN	μA	$R_F \ge 1 M\Omega$, see Figure 14.2
D064		MCLR	-	_	10	μA	VMCLR = VPP = 12V (when not programming)
D070	IPURB	PORTB weak pull-up current	60	200	400	μA	VPIN = Vss, $\overline{\text{RBPU}} = 0$ 4.5V \leq VDD \leq 6.0V

These parameters are characterized but not tested.

t Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

ŧ These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Applicable Devices 42 R42 42A 43 R43 44



TABLE 19-11: MEMORY INTERFACE WRITE REQUIREMENTS (NOT SUPPORTED IN PIC17LC4X DEVICES)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tcy - 10	_	_	ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	0	_	_	ns	
152	TadV2wrL	Data out valid to $\overline{WR} \downarrow$ (data setup time)	0.25Tcy - 40	—	_	ns	
153	TwrH2adl	WR [↑] to data out invalid (data hold time)	_	0.25Tcy §	_	ns	
154	TwrL	WR pulse width	_	0.25TCY §	_	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

NOTES:

21.2 <u>40-Lead Plastic Dual In-line (600 mil)</u>



Package Group: Plastic Dual In-Line (PLA)								
	Millimeters			Inches				
Symbol	Min	Max	Notes	Min	Max	Notes		
α	0°	10°		0°	10°			
A	_	5.080		_	0.200			
A1	0.381	_		0.015	_			
A2	3.175	4.064		0.125	0.160			
В	0.355	0.559		0.014	0.022			
B1	1.270	1.778	Typical	0.050	0.070	Typical		
С	0.203	0.381	Typical	0.008	0.015	Typical		
D	51.181	52.197		2.015	2.055			
D1	48.260	48.260	Reference	1.900	1.900	Reference		
E	15.240	15.875		0.600	0.625			
E1	13.462	13.970		0.530	0.550			
e1	2.489	2.591	Typical	0.098	0.102	Typical		
eA	15.240	15.240	Reference	0.600	0.600	Reference		
eB	15.240	17.272		0.600	0.680			
L	2.921	3.683		0.115	0.145			
N	40	40		40	40			
S	1.270	-		0.050	-			
S1	0.508	_		0.020	_			

NOTES:



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit Tri-Atria Office Building

32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260 Kokomo

2767 S. Albright Road

Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387 Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338 New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335 San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 Hong Kong Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza

223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc. India Liaison Office **Divvasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Nordic ApS **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH

Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kinadom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

01/18/02