



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	4KB (2K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	232 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic17c42at-25e-pt">https://www.e-xfl.com/product-detail/microchip-technology/pic17c42at-25e-pt</a>

# PIC17C4X

**TABLE 3-1: PINOUT DESCRIPTIONS**

Name	DIP No.	PLCC No.	QFP No.	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	19	21	37	I	ST	Oscillator input in crystal/resonator or RC oscillator mode. External clock input in external clock mode.
OSC2/CLKOUT	20	22	38	O	—	Oscillator output. Connects to crystal or resonator in crystal oscillator mode. In RC oscillator or external clock modes OSC2 pin outputs CLKOUT which has one fourth the frequency of OSC1 and denotes the instruction cycle rate.
MCLR/VPP	32	35	7	I/P	ST	Master clear (reset) input/Programming Voltage (VPP) input. This is the active low reset input to the chip.
RA0/INT	26	28	44	I	ST	<p>PORTA is a bi-directional I/O Port except for RA0 and RA1 which are input only.</p> <p>RA0/INT can also be selected as an external interrupt input. Interrupt can be configured to be on positive or negative edge.</p> <p>RA1/T0CKI can also be selected as an external interrupt input, and the interrupt can be configured to be on positive or negative edge. RA1/T0CKI can also be selected to be the clock input to the Timer0 timer/counter.</p> <p>High voltage, high current, open drain input/output port pins.</p> <p>High voltage, high current, open drain input/output port pins.</p> <p>RA4/RX/DT can also be selected as the USART (SCI) Asynchronous Receive or USART (SCI) Synchronous Data.</p> <p>RA5/TX/CK can also be selected as the USART (SCI) Asynchronous Transmit or USART (SCI) Synchronous Clock.</p>
RA1/T0CKI	25	27	43	I	ST	
RA2	24	26	42	I/O	ST	
RA3	23	25	41	I/O	ST	
RA4/RX/DT	22	24	40	I/O	ST	
RA5/TX/CK	21	23	39	I/O	ST	
RB0/CAP1	11	13	29	I/O	ST	<p>PORTB is a bi-directional I/O Port with software configurable weak pull-ups.</p> <p>RB0/CAP1 can also be the CAP1 input pin.</p> <p>RB1/CAP2 can also be the CAP2 input pin.</p> <p>RB2/PWM1 can also be the PWM1 output pin.</p> <p>RB3/PWM2 can also be the PWM2 output pin.</p> <p>RB4/TCLK12 can also be the external clock input to Timer1 and Timer2.</p> <p>RB5/TCLK3 can also be the external clock input to Timer3.</p>
RB1/CAP2	12	14	30	I/O	ST	
RB2/PWM1	13	15	31	I/O	ST	
RB3/PWM2	14	16	32	I/O	ST	
RB4/TCLK12	15	17	33	I/O	ST	
RB5/TCLK3	16	18	34	I/O	ST	
RB6	17	19	35	I/O	ST	
RB7	18	20	36	I/O	ST	
RC0/AD0	2	3	19	I/O	TTL	<p>PORTC is a bi-directional I/O Port.</p> <p>This is also the lower half of the 16-bit wide system bus in microprocessor mode or extended microcontroller mode. In multiplexed system bus configuration, these pins are address output as well as data input or output.</p>
RC1/AD1	3	4	20	I/O	TTL	
RC2/AD2	4	5	21	I/O	TTL	
RC3/AD3	5	6	22	I/O	TTL	
RC4/AD4	6	7	23	I/O	TTL	
RC5/AD5	7	8	24	I/O	TTL	
RC6/AD6	8	9	25	I/O	TTL	
RC7/AD7	9	10	26	I/O	TTL	

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input; ST = Schmitt Trigger input.

## 3.1 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3, and Q4. Internally, the program counter (PC) is incremented every Q1, and the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 3-3.


## 3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3, and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO) then two cycles are required to complete the instruction (Example 3-2).


A fetch cycle begins with the program counter incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).


**FIGURE 3-3: CLOCK/INSTRUCTION CYCLE**




**EXAMPLE 3-2: INSTRUCTION PIPELINE FLOW**




**FIGURE 4-5: OSCILLATOR START-UP TIME**




**FIGURE 4-6: USING ON-CHIP POR**




**FIGURE 4-7: BROWN-OUT PROTECTION CIRCUIT 1**



**FIGURE 4-8: PIC17C42 EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)**



**FIGURE 4-9: BROWN-OUT PROTECTION CIRCUIT 2**



## 5.1 Interrupt Status Register (INTSTA)

The Interrupt Status/Control register (INTSTA) records the individual interrupt requests in flag bits, and contains the individual interrupt enable bits (not for the peripherals).

The PEIF bit is a read only, bit wise OR of all the peripheral flag bits in the PIR register (Figure 5-4).

**Note:** T0IF, INTF, T0CKIF, or PEIF will be set by the specified condition, even if the corresponding interrupt enable bit is clear (interrupt disabled) or the GLINTD bit is set (all interrupts disabled).

Care should be taken when clearing any of the INTSTA register enable bits when interrupts are enabled (GLINTD is clear). If any of the INTSTA flag bits (T0IF, INTF, T0CKIF, or PEIF) are set in the same instruction cycle as the corresponding interrupt enable bit is cleared, the device will vector to the reset address (0x00).

When disabling any of the INTSTA enable bits, the GLINTD bit should be set (disabled).

**FIGURE 5-2: INTSTA REGISTER (ADDRESS: 07h, UNBANKED)**

R - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0
PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	T0IE	INTE
bit7							bit0

R = Readable bit  
W = Writable bit  
- n = Value at POR reset

bit 7: **PEIF:** Peripheral Interrupt Flag bit  
This bit is the OR of all peripheral interrupt flag bits AND'ed with their corresponding enable bits.  
1 = A peripheral interrupt is pending  
0 = No peripheral interrupt is pending

bit 6: **T0CKIF:** External Interrupt on T0CKI Pin Flag bit  
This bit is cleared by hardware, when the interrupt logic forces program execution to vector (18h).  
1 = The software specified edge occurred on the RA1/T0CKI pin  
0 = The software specified edge did not occur on the RA1/T0CKI pin

bit 5: **T0IF:** TMR0 Overflow Interrupt Flag bit  
This bit is cleared by hardware, when the interrupt logic forces program execution to vector (10h).  
1 = TMR0 overflowed  
0 = TMR0 did not overflow

bit 4: **INTF:** External Interrupt on INT Pin Flag bit  
This bit is cleared by hardware, when the interrupt logic forces program execution to vector (08h).  
1 = The software specified edge occurred on the RA0/INT pin  
0 = The software specified edge did not occur on the RA0/INT pin

bit 3: **PEIE:** Peripheral Interrupt Enable bit  
This bit enables all peripheral interrupts that have their corresponding enable bits set.  
1 = Enable peripheral interrupts  
0 = Disable peripheral interrupts

bit 2: **T0CKIE:** External Interrupt on T0CKI Pin Enable bit  
1 = Enable software specified edge interrupt on the RA1/T0CKI pin  
0 = Disable interrupt on the RA1/T0CKI pin

bit 1: **T0IE:** TMR0 Overflow Interrupt Enable bit  
1 = Enable TMR0 overflow interrupt  
0 = Disable TMR0 overflow interrupt

bit 0: **INTE:** External Interrupt on RA0/INT Pin Enable bit  
1 = Enable software specified edge interrupt on the RA0/INT pin  
0 = Disable software specified edge interrupt on the RA0/INT pin

**TABLE 6-3: SPECIAL FUNCTION REGISTERS**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (3)
Unbanked											
00h	INDF0	Uses contents of FSR0 to address data memory (not a physical register)								---- --	---- --
01h	FSR0	Indirect data memory address pointer 0								xxxx xxxx	uuuu uuuu
02h	PCL	Low order 8-bits of PC								0000 0000	0000 0000
03h <sup>(1)</sup>	PCLATH	Holding register for upper 8-bits of PC								0000 0000	uuuu uuuu
04h	ALUSTA	FS3	FS2	FS1	FS0	OV	Z	DC	C	1111 xxxx	1111 uuuu
05h	T0STA	INTEDG	T0SE	T0CS	PS3	PS2	PS1	PS0	—	0000 000-	0000 000-
06h <sup>(2)</sup>	CPUSTA	—	—	STKAV	GLINTD	T0	PD	—	—	--11 11--	--11 qq--
07h	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	T0IE	INTE	0000 0000	0000 0000
08h	INDF1	Uses contents of FSR1 to address data memory (not a physical register)								---- --	---- --
09h	FSR1	Indirect data memory address pointer 1								xxxx xxxx	uuuu uuuu
0Ah	WREG	Working register								xxxx xxxx	uuuu uuuu
0Bh	TMR0L	TMR0 register; low byte								xxxx xxxx	uuuu uuuu
0Ch	TMR0H	TMR0 register; high byte								xxxx xxxx	uuuu uuuu
0Dh	TBLPTRL	Low byte of program memory table pointer								( 4 )	( 4 )
0Eh	TBLPTRH	High byte of program memory table pointer								( 4 )	( 4 )
0Fh	BSR	Bank select register								0000 0000	0000 0000
Bank 0											
10h	PORTA	RBP0	—	RA5	RA4	RA3	RA2	RA1/T0CKI	RA0/INT	0-xx xxxx	0-uu uuuu
11h	DDRB	Data direction register for PORTB								1111 1111	1111 1111
12h	PORTB	PORTB data latch								xxxx xxxx	uuuu uuuu
13h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h	RCREG	Serial port receive register								xxxx xxxx	uuuu uuuu
15h	TXSTA	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	0000 --1x	0000 --1u
16h	TXREG	Serial port transmit register								xxxx xxxx	uuuu uuuu
17h	SPBRG	Baud rate generator register								xxxx xxxx	uuuu uuuu
Bank 1											
10h	DDRC	Data direction register for PORTC								1111 1111	1111 1111
11h	PORTC	RC7/AD7	RC6/AD6	RC5/AD5	RC4/AD4	RC3/AD3	RC2/AD2	RC1/AD1	RC0/AD0	xxxx xxxx	uuuu uuuu
12h	DDRD	Data direction register for PORTD								1111 1111	1111 1111
13h	PORTD	RD7/AD15	RD6/AD14	RD5/AD13	RD4/AD12	RD3/AD11	RD2/AD10	RD1/AD9	RD0/AD8	xxxx xxxx	uuuu uuuu
14h	DDRE	Data direction register for PORTE								---- -111	---- -111
15h	PORTE	—	—	—	—	—	RE2/W $\overline{R}$	RE1/O $\overline{E}$	RE0/ALE	---- -xxx	---- -uuu
16h	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q - value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose contents are updated from or transferred to the upper byte of the program counter.

2: The T0 and PD status bits in CPUSTA are not affected by a MCLR reset.

3: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

4: The following values are for both TBLPTRL and TBLPTRH:

All PIC17C4X devices (Power-on Reset 0000 0000) and (All other resets 0000 0000) except the PIC17C42 (Power-on Reset xxxx xxxx) and (All other resets uuuu uuuu)

5: The PRODL and PRODH registers are not implemented on the PIC17C42.

## 6.2.2.2 CPU STATUS REGISTER (CPUSTA)

The CPUSTA register contains the status and control bits for the CPU. This register is used to globally enable/disable interrupts. If only a specific interrupt is desired to be enabled/disabled, please refer to the INTerrupt Status (INTSTA) register and the Peripheral Interrupt Enable (PIE) register. This register also indicates if the stack is available and contains the Power-down ( $\overline{PD}$ ) and Time-out ( $\overline{TO}$ ) bits. The  $\overline{TO}$ ,  $\overline{PD}$ , and STKAV bits are not writable. These bits are set and cleared according to device logic. Therefore, the result of an instruction with the CPUSTA register as destination may be different than intended.

**FIGURE 6-8: CPUSTA REGISTER (ADDRESS: 06h, UNBANKED)**

U - 0	U - 0	R - 1	R/W - 1	R - 1	R - 1	U - 0	U - 0
—	—	STKAV	GLINTD	$\overline{TO}$	$\overline{PD}$	—	—
bit7							bit0

R = Readable bit  
W = Writable bit  
U = Unimplemented bit, Read as '0'  
- n = Value at POR reset

bit 7-6: **Unimplemented:** Read as '0'

bit 5: **STKAV:** Stack Available bit  
This bit indicates that the 4-bit stack pointer value is Fh, or has rolled over from Fh → 0h (stack overflow).  
1 = Stack is available  
0 = Stack is full, or a stack overflow may have occurred (Once this bit has been cleared by a stack overflow, only a device reset will set this bit)

bit 4: **GLINTD:** Global Interrupt Disable bit  
This bit disables all interrupts. When enabling interrupts, only the sources with their enable bits set can cause an interrupt.  
1 = Disable all interrupts  
0 = Enables all un-masked interrupts

bit 3:  **$\overline{TO}$ :** WDT Time-out Status bit  
1 = After power-up or by a CLRWD $\overline{T}$  instruction  
0 = A Watchdog Timer time-out occurred

bit 2:  **$\overline{PD}$ :** Power-down Status bit  
1 = After power-up or by the CLRWD $\overline{T}$  instruction  
0 = By execution of the SLEEP instruction

bit 1-0: **Unimplemented:** Read as '0'

## 7.0 TABLE READS AND TABLE WRITES


The PIC17C4X has four instructions that allow the processor to move data from the data memory space to the program memory space, and vice versa. Since the program memory space is 16-bits wide and the data memory space is 8-bits wide, two operations are required to move 16-bit values to/from the data memory.

The `TLWT t,f` and `TABLWT t,i,f` instructions are used to write data from the data memory space to the program memory space. The `TLRD t,f` and `TABLRD t,i,f` instructions are used to write data from the program memory space to the data memory space.


The program memory can be internal or external. For the program memory access to be external, the device needs to be operating in extended microcontroller or microprocessor mode.

Figure 7-1 through Figure 7-4 show the operation of these four instructions.

**FIGURE 7-1: TLWT INSTRUCTION OPERATION**



**FIGURE 7-2: TABLWT INSTRUCTION OPERATION**





Example 8-4 shows the sequence to do an 16 x 16 signed multiply. Equation 8-2 shows the algorithm that used. The 32-bit result is stored in four registers RES3:RES0. To account for the sign bits of the arguments, each argument pairs most significant bit (MSb) is tested and the appropriate subtractions are done.

## EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0

$$\begin{aligned}
 &= \text{ARG1H:ARG1L} * \text{ARG2H:ARG2L} \\
 &= (\text{ARG1H} * \text{ARG2H} * 2^{16}) &+ \\
 &\quad (\text{ARG1H} * \text{ARG2L} * 2^8) &+ \\
 &\quad (\text{ARG1L} * \text{ARG2H} * 2^8) &+ \\
 &\quad (\text{ARG1L} * \text{ARG2L}) &+ \\
 &\quad (-1 * \text{ARG2H} <7> * \text{ARG1H:ARG1L} * 2^{16}) &+ \\
 &\quad (-1 * \text{ARG1H} <7> * \text{ARG2H:ARG2L} * 2^{16})
 \end{aligned}$$

## EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

```

MOVFP ARG1L, WREG
MULWF ARG2L      ; ARG1L * ARG2L ->
                  ; PRODH:PRODL

MOVFP PRODH, RES1 ;
MOVFP PRODL, RES0 ;

;

MOVFP ARG1H, WREG
MULWF ARG2H      ; ARG1H * ARG2H ->
                  ; PRODH:PRODL

MOVFP PRODH, RES3 ;
MOVFP PRODL, RES2 ;

;

MOVFP ARG1L, WREG
MULWF ARG2H      ; ARG1L * ARG2H ->
                  ; PRODH:PRODL

MOVFP PRODL, WREG ;
ADDWF RES1, F    ; Add cross
MOVFP PRODH, WREG ; products
ADDWFC RES2, F   ;
CLRf WREG, F     ;
ADDWFC RES3, F   ;

;

MOVFP ARG1H, WREG ;
MULWF ARG2L      ; ARG1H * ARG2L ->
                  ; PRODH:PRODL

MOVFP PRODL, WREG ;
ADDWF RES1, F    ; Add cross
MOVFP PRODH, WREG ; products
ADDWFC RES2, F   ;
CLRf WREG, F     ;
ADDWFC RES3, F   ;

;

BTfSS ARG2H, 7   ; ARG2H:ARG2L neg?
GOTO SIGN_ARG1  ; no, check ARG1
MOVFP ARG1L, WREG ;
SUBWF RES2      ;
MOVFP ARG1H, WREG ;
SUBWFB RES3     ;

;

SIGN_ARG1
BTfSS ARG1H, 7   ; ARG1H:ARG1L neg?
GOTO CONT_CODE  ; no, done
MOVFP ARG2L, WREG ;
SUBWF RES2      ;
MOVFP ARG2H, WREG ;
SUBWFB RES3     ;

;

CONT_CODE
:

```

## 11.0 TIMER0

The Timer0 module consists of a 16-bit timer/counter, TMR0. The high byte is TMR0H and the low byte is TMR0L. A software programmable 8-bit prescaler makes an effective 24-bit overflow timer. The clock source is also software programmable as either the internal instruction clock or the RA1/T0CKI pin. The control bits for this module are in register T0STA (Figure 11-1).

**FIGURE 11-1: T0STA REGISTER (ADDRESS: 05h, UNBANKED)**

R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	U - 0
INTEDG	T0SE	T0CS	PS3	PS2	PS1	PS0	—
bit7							bit0

R = Readable bit  
W = Writable bit  
U = Unimplemented, Read as '0'  
-n = Value at POR reset

bit 7: **INTEDG:** RA0/INT Pin Interrupt Edge Select bit  
This bit selects the edge upon which the interrupt is detected  
1 = Rising edge of RA0/INT pin generates interrupt  
0 = Falling edge of RA0/INT pin generates interrupt

bit 6: **T0SE:** Timer0 Clock Input Edge Select bit  
This bit selects the edge upon which TMR0 will increment  
When T0CS = 0  
1 = Rising edge of RA1/T0CKI pin increments TMR0 and/or generates a T0CKIF interrupt  
0 = Falling edge of RA1/T0CKI pin increments TMR0 and/or generates a T0CKIF interrupt  
When T0CS = 1  
Don't care

bit 5: **T0CS:** Timer0 Clock Source Select bit  
This bit selects the clock source for TMR0.  
1 = Internal instruction clock cycle (Tcy)  
0 = T0CKI pin

bit 4-1: **PS3:PS0:** Timer0 Prescale Selection bits  
These bits select the prescale value for TMR0.

PS3:PS0	Prescale Value
0000	1:1
0001	1:2
0010	1:4
0011	1:8
0100	1:16
0101	1:32
0110	1:64
0111	1:128
1xxx	1:256

bit 0: **Unimplemented:** Read as '0'

## 12.1.3 USING PULSE WIDTH MODULATION (PWM) OUTPUTS WITH TMR1 AND TMR2


Two high speed pulse width modulation (PWM) outputs are provided. The PWM1 output uses Timer1 as its time-base, while PWM2 may be software configured to use either Timer1 or Timer2 as the time-base. The PWM outputs are on the RB2/PWM1 and RB3/PWM2 pins.

Each PWM output has a maximum resolution of 10-bits. At 10-bit resolution, the PWM output frequency is 24.4 kHz (@ 25 MHz clock) and at 8-bit resolution the PWM output frequency is 97.7 kHz. The duty cycle of the output can vary from 0% to 100%.

Figure 12-5 shows a simplified block diagram of the PWM module. The duty cycle register is double buffered for glitch free operation. Figure 12-6 shows how a glitch could occur if the duty cycle registers were not double buffered.

The user needs to set the PWM1ON bit (TCON2<4>) to enable the PWM1 output. When the PWM1ON bit is set, the RB2/PWM1 pin is configured as PWM1 output and forced as an output irrespective of the data direction bit (DDRB<2>). When the PWM1ON bit is clear, the pin behaves as a port pin and its direction is controlled by its data direction bit (DDRB<2>). Similarly, the PWM2ON (TCON2<5>) bit controls the configuration of the RB3/PWM2 pin.

**FIGURE 12-5: SIMPLIFIED PWM BLOCK DIAGRAM**



**FIGURE 12-6: PWM OUTPUT**




FIGURE 13-5: ASYNCHRONOUS MASTER TRANSMISSION




FIGURE 13-6: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)




TABLE 13-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 0	TXREG	Serial port transmit register								xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	0000 --1x	0000 --1u
17h, Bank 0	SPBRG	Baud rate generator register								xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for asynchronous transmission.

Note 1: Other (non power-up) resets include: external reset through  $\overline{\text{MCLR}}$  and Watchdog Timer Reset.


# PIC17C4X

Steps to follow when setting up an Asynchronous Reception:

1. Initialize the SPBRG register for the appropriate baud rate.
2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
3. If interrupts are desired, then set the RCIE bit.
4. If 9-bit reception is desired, then set the RX9 bit.
5. Enable the reception by setting the CREN bit.
6. The RCIF bit will be set when reception completes and an interrupt will be generated if the RCIE bit was set.
7. Read RCSTA to get the ninth bit (if enabled) and FERR bit to determine if any error occurred during reception.
8. Read RCREG for the 8-bit received data.
9. If an overrun error occurred, clear the error by clearing the OERR bit.

**Note:** To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.

**FIGURE 13-8: ASYNCHRONOUS RECEPTION**



**TABLE 13-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 0	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	0000 --1x	0000 --1u
17h, Bank 0	SPBRG	Baud rate generator register								xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for asynchronous reception.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

## CPFSLT Compare f with WREG, skip if f < WREG

**Syntax:** `[label] CPFSLT f`

**Operands:**  $0 \leq f \leq 255$

**Operation:**  $(f) - (WREG)$ , skip if  $(f) < (WREG)$  (unsigned comparison)

**Status Affected:** None

**Encoding:**

0011	0000	ffff	ffff
------	------	------	------

**Description:** Compares the contents of data memory location 'f' to the contents of WREG by performing an unsigned subtraction. If the contents of 'f' < the contents of WREG, then the fetched instruction is discarded and an NOP is executed instead making this a two-cycle instruction.

**Words:** 1

**Cycles:** 1 (2)

**Q Cycle Activity:**

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Execute	NOP

**If skip:**

Q1	Q2	Q3	Q4
Forced NOP	NOP	Execute	NOP

**Example:**

```

HERE    CPFSLT REG
NLESS   :
LESS    :
```

**Before Instruction**

```

PC      = Address (HERE)
W       = ?
```

**After Instruction**

```

If REG < WREG;
PC      = Address (LESS)
If REG ≥ WREG;
PC      = Address (NLESS)
```

## DAW Decimal Adjust WREG Register

**Syntax:** `[label] DAW f,s`

**Operands:**  $0 \leq f \leq 255$   
 $s \in [0,1]$

**Operation:** If  $[WREG<3:0> > 9]$  .OR.  $[DC = 1]$  then  
 $WREG<3:0> + 6 \rightarrow f<3:0>, s<3:0>;$   
else  
 $WREG<3:0> \rightarrow f<3:0>, s<3:0>;$   
If  $[WREG<7:4> > 9]$  .OR.  $[C = 1]$  then  
 $WREG<7:4> + 6 \rightarrow f<7:4>, s<7:4>;$   
else  
 $WREG<7:4> \rightarrow f<7:4>, s<7:4>;$

**Status Affected:** C

**Encoding:**

0010	111s	ffff	ffff
------	------	------	------

**Description:** DAW adjusts the eight bit value in WREG resulting from the earlier addition of two variables (each in packed BCD format) and produces a correct packed BCD result.

$s = 0$ : Result is placed in Data memory location 'f' and WREG.

$s = 1$ : Result is placed in Data memory location 'f'.

**Words:** 1

**Cycles:** 1

**Q Cycle Activity:**

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Execute	Write register 'f' and other specified register

**Example1:** `DAW REG1, 0`

**Before Instruction**

```

WREG = 0xA5
REG1 = ??
C    = 0
DC   = 0
```

**After Instruction**

```

WREG = 0x05
REG1 = 0x05
C    = 1
DC   = 0
```

**Example 2:**

**Before Instruction**

```

WREG = 0xCE
REG1 = ??
C    = 0
DC   = 0
```

**After Instruction**

```

WREG = 0x24
REG1 = 0x24
C    = 1
DC   = 0
```

# PIC17C4X

## DCFSNZ Decrement f, skip if not 0

Syntax: `[label] DCFSNZ f,d`

Operands:  $0 \leq f \leq 255$   
 $d \in [0,1]$

Operation:  $(f) - 1 \rightarrow (\text{dest})$ ;  
 skip if not 0

Status Affected: None

Encoding: 

0010	011d	ffff	ffff
------	------	------	------

Description: The contents of register 'f' are decremented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'.  
 If the result is not 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead making it a two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Execute	Write to destination

If skip:

Q1	Q2	Q3	Q4
Forced NOP	NOP	Execute	NOP

Example:        HERE     DCFSNZ   TEMP, 1  
                   ZERO     :  
                   NZERO    :

Before Instruction

TEMP\_VALUE = ?

After Instruction

TEMP\_VALUE = TEMP\_VALUE - 1,  
 If TEMP\_VALUE = 0;  
   PC = Address ( ZERO )  
 If TEMP\_VALUE  $\neq$  0;  
   PC = Address ( NZERO )

## GOTO Unconditional Branch

Syntax: `[label] GOTO k`

Operands:  $0 \leq k \leq 8191$

Operation:  $k \rightarrow PC<12:0>$ ;  
 $k<12:8> \rightarrow PCLATH<4:0>$ ;  
 $PC<15:13> \rightarrow PCLATH<7:5>$

Status Affected: None

Encoding: 

110k	kkkk	kkkk	kkkk
------	------	------	------

Description: GOTO allows an unconditional branch anywhere within an 8K page boundary. The thirteen bit immediate value is loaded into PC bits <12:0>. Then the upper eight bits of PC are loaded into PCLATH. GOTO is always a two-cycle instruction.

Words: 1

Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'<7:0>	Execute	NOP
Forced NOP	NOP	Execute	NOP

Example:        GOTO THERE

After Instruction

PC = Address ( THERE )

## MOVPF Move p to f

Syntax: `[label] MOVPF p,f`

Operands:  $0 \leq f \leq 255$   
 $0 \leq p \leq 31$

Operation:  $(p) \rightarrow (f)$

Status Affected: Z

Encoding: 

010p	pppp	ffff	ffff
------	------	------	------

Description: Move data from data memory location 'p' to data memory location 'f'. Location 'f' can be anywhere in the 256 byte data space (00h to FFh) while 'p' can be 00h to 1Fh.

Either 'p' or 'f' can be WREG (a useful special situation).

MOVPF is particularly useful for transferring a peripheral register (e.g. the timer or an I/O port) to a data memory location. Both 'f' and 'p' can be indirectly addressed.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'p'	Execute	Write register 'f'

Example: `MOVPF REG1, REG2`

Before Instruction

REG1 = 0x11  
 REG2 = 0x33

After Instruction

REG1 = 0x11  
 REG2 = 0x11

## MOVWF Move WREG to f

Syntax: `[label] MOVWF f`

Operands:  $0 \leq f \leq 255$

Operation:  $(WREG) \rightarrow (f)$

Status Affected: None

Encoding: 

0000	0001	ffff	ffff
------	------	------	------

Description: Move data from WREG to register 'f'. Location 'f' can be anywhere in the 256 word data space.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Execute	Write register 'f'

Example: `MOVWF REG`

Before Instruction

WREG = 0x4F  
 REG = 0xFF

After Instruction

WREG = 0x4F  
 REG = 0x4F



# PIC17C4X

## RETURN Return from Subroutine

Syntax: [ *label* ] RETURN

Operands: None

Operation: TOS → PC;

Status Affected: None

Encoding: 

0000	0000	0000	0010
------	------	------	------

Description: Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter.

Words: 1

Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register PCL*	Execute	NOP
Forced NOP	NOP	Execute	NOP

\* Remember reading PCL causes PCLATH to be updated. This will be the high address of where the RETURN instruction is located.

**Example:** RETURN

After Interrupt  
PC = TOS

## RLCF Rotate Left f through Carry

Syntax: [ *label* ] RLCF f,d

Operands:  $0 \leq f \leq 255$   
 $d \in [0,1]$


Operation:  $f\langle n \rangle \rightarrow d\langle n+1 \rangle$ ;  
 $f\langle 7 \rangle \rightarrow C$ ;  
 $C \rightarrow d\langle 0 \rangle$

Status Affected: C

Encoding: 

0001	101d	ffff	ffff
------	------	------	------

Description: The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is stored back in register 'f'.



Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Execute	Write to destination

**Example:** RLCF REG, 0


Before Instruction

REG = 1110 0110  
C = 0

After Instruction

REG = 1110 0110  
WREG = 1100 1100  
C = 1

**FIGURE 17-7: CAPTURE TIMINGS**



**TABLE 17-7: CAPTURE REQUIREMENTS**


Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
50	TccL	Capture1 and Capture2 input low time	10 *	—	—	ns	
51	TccH	Capture1 and Capture2 input high time	10 *	—	—	ns	
52	TccP	Capture1 and Capture2 input period	$\frac{2 T_{CY}}{N}$ §	—	—	ns	N = prescale value (4 or 16)

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

**FIGURE 17-8: PWM TIMINGS**



**TABLE 17-8: PWM REQUIREMENTS**

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
53	TccR	PWM1 and PWM2 output rise time	—	10 *	35 *§	ns	
54	TccF	PWM1 and PWM2 output fall time	—	10 *	35 *§	ns	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

# PIC17C4X

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 18-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD





FIGURE 18-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



# PIC17C4X

---

NOTES:

Receive Status and Control Register .....	83
Register File Map .....	33
Registers	
ALUSTA .....	27, 36
BRG .....	86
BSR .....	27
CPUSTA .....	37
File Map .....	33
FSR0 .....	40
FSR1 .....	40
INDF0 .....	40
INDF1 .....	40
INTSTA .....	22
PIE .....	23
PIR .....	24
RCSTA .....	84
Special Function Table .....	34
T0STA .....	38, 67
TCON1 .....	71
TCON2 .....	72
TMR1 .....	81
TMR2 .....	81
TMR3 .....	81
TXSTA .....	83
WREG .....	27
Reset	
Section .....	15
Status Bits and Their Significance .....	16
Time-Out in Various Situations .....	16
Time-Out Sequence .....	16
RETFIE .....	131
RETLW .....	131
RETURN .....	132
RLCF .....	132
RLNCF .....	133
RRCF .....	133
RRNCF .....	134
RX Pin Sampling Scheme .....	91
RX9 .....	84
RX9D .....	84

## S

Sampling .....	91
Saving STATUS and WREG in RAM .....	27
SETF .....	134
SFR .....	108
SFR (Special Function Registers) .....	29, 32
SFR As Source/Destination .....	108
Signed Math .....	9
SLEEP .....	99, 105, 135
Software Simulator (MPSIM) .....	145
SPBRG .....	19, 34, 92, 96, 98
Special Features of the CPU .....	99
Special Function Registers .....	29, 32, 34, 108
SPEN .....	84
SREN .....	84
Stack	
Operation .....	39
Pointer .....	39
Stack .....	29
STKAL .....	39
STKAV .....	37
SUBLW .....	135
SUBWF .....	136
SUBWFB .....	136

SWAPF .....	137
SYNC .....	83
Synchronous Master Mode .....	93
Synchronous Master Reception .....	95
Synchronous Master Transmission .....	93
Synchronous Slave Mode .....	97

## T

T0CKI Pin .....	26
T0CKIE .....	22
T0CKIF .....	22
T0CS .....	38, 67
T0IE .....	22
T0IF .....	22
T0SE .....	38, 67
T0STA .....	34, 38
T16 .....	71
Table Latch .....	40
Table Pointer .....	40
Table Read	
Example .....	48
Section .....	43
Table Reads Section .....	48
TABLRD Operation .....	44
Timing .....	48
TLRD .....	48
TLRD Operation .....	44
Table Write	
Code .....	46
Interaction .....	45
Section .....	43
TABLWT Operation .....	43
Terminating Long Writes .....	45
Timing .....	46
TLWT Operation .....	43
To External Memory .....	46
To Internal Memory .....	45
TABLRD .....	44, 137, 138
TABLWT .....	43, 138, 139
TBLATH .....	40
TBLATL .....	40
TBLPTRH .....	34, 40
TBLPTRL .....	34, 40
TCLK12 .....	71
TCLK3 .....	71
TCON1 .....	20, 35
TCON2 .....	20, 35
Terminating Long Writes .....	45
Time-Out Sequence .....	16
Timer Resources .....	65
Timer0 .....	67
Timer1	
16-bit Mode .....	74
Clock Source Select .....	71
On bit .....	72
Section .....	71, 73
Timer2	
16-bit Mode .....	74
Clock Source Select .....	71
On bit .....	72
Section .....	71, 73
Timer3	
Clock Source Select .....	71
On bit .....	72
Section .....	71, 77