

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	4KB (2K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	232 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	44-MQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c42at-33i-pq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams Cont.'d



1.0 OVERVIEW

This data sheet covers the PIC17C4X group of the PIC17CXX family of microcontrollers. The following devices are discussed in this data sheet:

- PIC17C42
- PIC17CR42
- PIC17C42A
- PIC17C43
- PIC17CR43
- PIC17C44

The PIC17CR42, PIC17C42A, PIC17C43, PIC17CR43, and PIC17C44 devices include architectural enhancements over the PIC17C42. These enhancements will be discussed throughout this data sheet.

The PIC17C4X devices are 40/44-Pin, EPROM/ROM-based members of the versatile PIC17CXX family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers.

All PIC16/17 microcontrollers employ an advanced RISC architecture. The PIC17CXX has enhanced core features, 16-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 16-bit wide instruction word with a separate 8-bit wide data. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 55 instructions (reduced instruction set) are available in the PIC17C42 and 58 instructions in all the other devices. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance. For mathematical intensive applications all devices, except the PIC17C42, have a single cycle 8 x 8 Hardware Multiplier.

PIC17CXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

PIC17C4X devices have up to 454 bytes of RAM and 33 I/O pins. In addition, the PIC17C4X adds several peripheral features useful in many high performance applications including:

- · Four timer/counters
- Two capture inputs
- Two PWM outputs
- A Universal Synchronous Asynchronous Receiver Transmitter (USART)

These special features reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LF oscillator is for low frequency crystals and minimizes power consumption, XT is a standard crystal, and the EC is for external clock input. The SLEEP (power-down) mode offers additional power saving. The user can wake-up the chip from SLEEP through several external and internal interrupts and device resets.

There are four configuration options for the device operational modes:

- Microprocessor
- Microcontroller
- Extended microcontroller
- Protected microcontroller

The microprocessor and extended microcontroller modes allow up to 64K-words of external program memory.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software malfunction.

Table 1-1 lists the features of the PIC17C4X devices.

A UV-erasable CERDIP-packaged version is ideal for code development while the cost-effective One-Time Programmable (OTP) version is suitable for production in any volume.

The PIC17C4X fits perfectly in applications ranging from precise motor control and industrial process control to automotive, instrumentation, and telecom applications. Other applications that require extremely fast execution of complex software programs or the flexibility of programming the software code as one of the last steps of the manufacturing process would also be well suited. The EPROM technology makes customization of application programs (with unique security codes, combinations, model numbers, parameter storage, etc.) fast and convenient. Small footprint package options make the PIC17C4X ideal for applications with space limitations that require high performance. High speed execution, powerful peripheral features, flexible I/O, and low power consumption all at low cost make the PIC17C4X ideal for a wide range of embedded control applications.

1.1 Family and Upward Compatibility

Those users familiar with the PIC16C5X and PIC16CXX families of microcontrollers will see the architectural enhancements that have been implemented. These enhancements allow the device to be more efficient in software and hardware requirements. Please refer to Appendix A for a detailed list of enhancements and modifications. Code written for PIC16C5X or PIC16CXX can be easily ported to PIC17CXX family of devices (Appendix B).

1.2 Development Support

The PIC17CXX family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a universal programmer, a "C" compiler, and fuzzy logic support tools.

^{© 1996} Microchip Technology Inc.

TABLE 6-1: MODE MEMORY ACCESS

Operating Mode	Internal Program Memory	Configuration Bits, Test Memory, Boot ROM
Microprocessor	No Access	No Access
Microcontroller	Access	Access
Extended Microcontroller	Access	No Access
Protected Microcontroller	Access	Access

The PIC17C4X can operate in modes where the program memory is off-chip. They are the microprocessor and extended microcontroller modes. The microprocessor mode is the default for an unprogrammed device.

Regardless of the processor mode, data memory is always on-chip.

FIGURE 6-2: MEMORY MAP IN DIFFERENT MODES



6.4.1 INDIRECT ADDRESSING REGISTERS

The PIC17C4X has four registers for indirect addressing. These registers are:

- INDF0 and FSR0
- INDF1 and FSR1

Registers INDF0 and INDF1 are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data. The FSR is an 8-bit register and allows addressing anywhere in the 256-byte data memory address range. For banked memory, the bank of memory accessed is specified by the value in the BSR.

If file INDF0 (or INDF1) itself is read indirectly via an FSR, all '0's are read (Zero bit is set). Similarly, if INDF0 (or INDF1) is written to indirectly, the operation will be equivalent to a NOP, and the status bits are not affected.

6.4.2 INDIRECT ADDRESSING OPERATION

The indirect addressing capability has been enhanced over that of the PIC16CXX family. There are two control bits associated with each FSR register. These two bits configure the FSR register to:

- Auto-decrement the value (address) in the FSR after an indirect access
- Auto-increment the value (address) in the FSR after an indirect access
- No change to the value (address) in the FSR after an indirect access

These control bits are located in the ALUSTA register. The FSR1 register is controlled by the FS3:FS2 bits and FSR0 is controlled by the FS1:FS0 bits.

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the ALUSTA register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

If the FSR register contains a value of 0h, an indirect read will read 0h (Zero bit is set) while an indirect write will be equivalent to a NOP (status bits are not affected).

Indirect addressing allows single cycle data transfers within the entire data space. This is possible with the use of the MOVPF and MOVFP instructions, where either 'p' or 'f' is specified as INDF0 (or INDF1).

If the source or destination of the indirect address is in banked memory, the location accessed will be determined by the value in the BSR. A simple program to clear RAM from 20h - FFh is shown in Example 6-1.

EXAMPLE 6-1: INDIRECT ADDRESSING

	MOVLW	0x20	;	
	MOVWF	FSR0	; FSR0 = 20	h
	BCF	ALUSTA, FS1	; Increment	FSR
	BSF	ALUSTA, FSO	; after acc	ess
	BCF	ALUSTA, C	; C = 0	
	MOVLW	END_RAM + 1	;	
LP	CLRF	INDF0	; Addr(FSR)	= 0
	CPFSEQ	FSR0	; FSRO = EN	ID_RAM+1?
	GOTO	LP	; NO, clear	next
	:		; YES, All	RAM is
	:		; cleared	

6.5 <u>Table Pointer (TBLPTRL and</u> <u>TBLPTRH)</u>

File registers TBLPTRL and TBLPTRH form a 16-bit pointer to address the 64K program memory space. The table pointer is used by instructions TABLWT and TABLRD.

The TABLRD and the TABLWT instructions allow transfer of data between program and data space. The table pointer serves as the 16-bit address of the data word within the program memory. For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 7.0.

6.6 <u>Table Latch (TBLATH, TBLATL)</u>

The table latch (TBLAT) is a 16-bit register, with TBLATH and TBLATL referring to the high and low bytes of the register. It is not mapped into data or program memory. The table latch is used as a temporary holding latch during data transfer between program and data memory (see descriptions of instructions TABLRD, TABLWT, TLRD and TLWT). For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 7.0.

7.0 TABLE READS AND TABLE WRITES

The PIC17C4X has four instructions that allow the processor to move data from the data memory space to the program memory space, and vice versa. Since the program memory space is 16-bits wide and the data memory space is 8-bits wide, two operations are required to move 16-bit values to/from the data memory.

The TLWT t,f and TABLWT t,i,f instructions are used to write data from the data memory space to the program memory space. The TLRD t,f and TABLRD t,i,f instructions are used to write data from the program memory space to the data memory space.

The program memory can be internal or external. For the program memory access to be external, the device needs to be operating in extended microcontroller or microprocessor mode.

Figure 7-1 through Figure 7-4 show the operation of these four instructions.





FIGURE 7-2: TABLWT INSTRUCTION OPERATION



© 1996 Microchip Technology Inc.

FIGURE 9-5: BLOCK DIAGRAM OF RB3 AND RB2 PORT PINS



TABLE 9-9: PORTE FUNCTIONS

Name	Bit	Buffer Type	Function
RE0/ALE	bit0	TTL	Input/Output or system bus Address Latch Enable (ALE) control pin.
RE1/OE	bit1	TTL	Input/Output or system bus Output Enable (OE) control pin.
RE2/WR	bit2	TTL	Input/Output or system bus Write (WR) control pin.

Legend: TTL = TTL input.

TABLE 9-10: REGISTERS/BITS ASSOCIATED WITH PORTE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
15h, Bank 1	PORTE	—	—	—	—	_	RE2/WR	RE1/OE	RE0/ALE	xxx	uuu
14h, Bank 1	DDRE	Data direction register for PORTE						111	111		

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTE.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

FIGURE 12-2: TCON2 REGISTER (ADDRESS: 17h, BANK 3)

R - 0	R - 0 R/W - 0
	F CA10VF PWM20N PWM10N CA1/PR3 TMR30N TMR20N TMR10N R = Readable bit
bit7	bit0 W = Writable bit
	-n = Value at POR reset
bit 7:	 CA2OVF: Capture2 Overflow Status bit This bit indicates that the capture value had not been read from the capture register pair (CA2H:CA2L) before the next capture event occurred. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the Timer3 value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture2 register 0 = No overflow occurred on Capture2 register
bit 6:	CA1OVF : Capture1 Overflow Status bit This bit indicates that the capture value had not been read from the capture register pair (PR3H/CA2H:PR3L/CA2L) before the next capture event occurred. The capture register retains the old- est unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture1 register 0 = No overflow occurred on Capture1 register
bit 5:	PWM2ON : PWM2 On bit 1 = PWM2 is enabled (The RB3/PWM2 pin ignores the state of the DDRB<3> bit) 0 = PWM2 is disabled (The RB3/PWM2 pin uses the state of the DDRB<3> bit for data direction)
bit 4:	PWM1ON : PWM1 On bit 1 = PWM1 is enabled (The RB2/PWM1 pin ignores the state of the DDRB<2> bit) 0 = PWM1 is disabled (The RB2/PWM1 pin uses the state of the DDRB<2> bit for data direction)
bit 3:	CA1/PR3 : CA1/PR3 Register Mode Select bit 1 = Enables Capture1 (PR3H/CA1H:PR3L/CA1L is the Capture1 register. Timer3 runs without a period register) 0 = Enables the Period register (PR3H/CA1H:PR3L/CA1L is the Period register for Timer3)
bit 2:	TMR3ON: Timer3 On bit 1 = Starts Timer3 0 = Stops Timer3
bit 1:	TMR2ON : Timer2 On bit This bit controls the incrementing of the Timer2 register. When Timer2:Timer1 form the 16-bit timer (T16 is set), TMR2ON must be set. This allows the MSB of the timer to increment. 1 = Starts Timer2 (Must be enabled if the T16 bit (TCON1<3>) is set) 0 = Stops Timer2
bit 0:	TMR1ON: Timer1 On bit <u>When T16 is set (in 16-bit Timer Mode)</u> 1 = Starts 16-bit Timer2:Timer1 0 = Stops 16-bit Timer2:Timer1
	<u>When T16 is clear (in 8-bit Timer Mode)</u> 1 = Starts 8-bit Timer1 0 = Stops 8-bit Timer1
	•

15.2 <u>Q Cycle Activity</u>

Each instruction cycle (Tcy) is comprised of four Q cycles (Q1-Q4). The Q cycles provide the timing/designation for the Decode, Read, Execute, Write etc., of each instruction cycle. The following diagram shows the relationship of the Q cycles to the instruction cycle.

The 4 Q cycles that make up an instruction cycle (Tcy) can be generalized as:

- Q1: Instruction Decode Cycle or forced NOP
- Q2: Instruction Read Cycle or NOP
- Q3: Instruction Execute
- Q4: Instruction Write Cycle or NOP

Each instruction will show the detailed Q cycle operation for the instruction.

FIGURE 15-2: Q CYCLE ACTIVITY



RET	URN	Return from Subroutine					
Synt	ax:	[label]	RETUR	N			
Ope	rands:	None					
Ope	ration:	$TOS \rightarrow PC;$					
Stat	us Affected:	None					
Enco	oding:	0000 0000 0000 0010					
Des	cription:	Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter.					
Wor	ds:	1					
Cycl	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q3	3	Q4		
	Decode	Read register PCL*	Execu	ute	NOP		
	Forced NOP	NOP	Execu	ute	NOP		

* Remember reading PCL causes PCLATH to be updated. This will be the high address of where the RETURN instruction is located.

Example: RETURN

After Interrupt PC = TOS

RLCF	Rotate L	eft f throug	gh Carry
Syntax:	[label]	RLCF f,d	
Operands:	0 ≤ f ≤ 25 d ∈ [0,1]	55	
Operation:	$f < n > \rightarrow c$ $f < 7 > \rightarrow c$ $C \rightarrow d < 0$;	
Status Affected:	С		
Encoding:	0001	101d :	fff fff
Description:	one bit to Flag. If 'd'	the left throu is 0 the resu 'd' is 1 the re	er ff are rotated gh the Carry It is placed in sult is stored
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Execute	Write to destination
Example:	RLCF	REG,	0
Example: Before Instru		REG,	0
			0
Before Instru REG	iction = 1110 (= 0		0
Before Instru REG C	iction = 1110 (= 0 tion = 1110 (0110	0

RRNCF	Rotate F	Right f (no	carry)		
Syntax:	[label]	RRNCF 1	i,d		
Operands:	0 ≤ f ≤ 25 d ∈ [0,1]				
Operation:	$f < n > \rightarrow 0$ $f < 0 > \rightarrow 0$,			
Status Affected:	None				
Encoding:	0010	000d	ffff ffff		
Description:	one bit to placed in	The contents of register 'f' are rotated one bit to the right. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'.			
	Г	► regis	ster f		
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Execute	Write to destination		
Example 1:	RRNCF	REG, 1			
	Induced	KEG, I			
Before Instru		KEG, I			
-	iction = ?	0111			
Before Instru WREG REG After Instruct	iction = ? = 1101				
Before Instru WREG REG After Instruct WREG	tion = ? = 1101 tion = 0	0111			
Before Instru WREG REG After Instruct	iction = ? = 1101 tion				
Before Instru WREG REG After Instruct WREG	tion = ? = 1101 tion = 0	0111			
Before Instru WREG REG After Instruct WREG REG <u>Example 2</u> : Before Instru WREG	Interview ? = ? ition ? = 0 = 1110 RRNCF Interview action = ?	0111 1011 REG, 0			
Before Instru WREG REG After Instruct WREG REG Example 2: Before Instru	Initial ? = 1101 tion = = 0 = 1110 RRNCF Initial Initial ? = ? = 1101	0111 1011			

SETF	Set f					
Syntax:	[label]	SETF f,	S			
Operands:	0 ≤ f ≤ 25 s ∈ [0,1]	$0 \le f \le 255$ s $\in [0,1]$				
Operation:	$\begin{array}{l} FFh \to f;\\ FFh \to d \end{array}$					
Status Affected	: None					
Encoding:	0010	101s	ffff	ffff		
Description:	If 's' is 0, bo 'f' and WRI only the da to FFh.	EG are set	to FFh. I	f 's' is 1		
Words:	1					
Cycles:	1					
Q Cycle Activity	/:					
Q1	Q2	Q3		Q4		
Decode	Read register 'f'	Execut	re ar sp	Write gister 'f' id other becified egister		
Example1:	SETF	REG, O				
Before Inst REG WREG	= 0xDA					
After Instru	iction					
REG WREG	= 0xFF = 0xFF	PFC 1				
REG	= 0xFF = 0xFF SETF ruction = 0xDA	REG, 1				

Applicable Devices 42 R42 42A 43 R43 44



FIGURE 18-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD

TABLE 18-2: RC OSCILLATOR FREQUENCIES

Cext	Rext		rage 5V, 25°C
22 pF	10k	3.33 MHz	± 12%
	100k	353 kHz	± 13%
100 pF	3.3k	3.54 MHz	± 10%
	5.1k	2.43 MHz	± 14%
	10k	1.30 MHz	± 17%
	100k	129 kHz	± 10%
300 pF	3.3k	1.54 MHz	± 14%
	5.1k	980 kHz	± 12%
	10k	564 kHz	± 16%
	160k	35 kHz	± 18%

NOTES:

Applicable Devices 42 R42 42A 43 R43 44

19.2 **DC CHARACTERISTICS:**

PIC17LC42A/43/LC44 (Commercial, Industrial) PIC17LCR42/43 (Commercial, Industrial)

DC CHARA	CTERIS	STICS	Standard Operating		•		s (unless otherwise stated) $\leq TA \leq +85^{\circ}C$ for industrial and $\leq TA \leq +70^{\circ}C$ for commercial
Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
D001	Vdd	Supply Voltage	2.5	_	6.0	V	
D002	Vdr	RAM Data Retention Voltage (Note 1)	1.5 *	-	Ι	V	Device in SLEEP mode
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	_	Vss	_	V	See section on Power-on Reset for details
D004	SVDD	VDD rise rate to ensure internal Power-on Reset signal	0.060 *	_	Ι	mV/ms	See section on Power-on Reset for details
D010	IDD	Supply Current	-	3	6	mA	Fosc = 4 MHz (Note 4)
D011		(Note 2)	-	6	12 *	mA	Fosc = 8 MHz
D014			-	95	150	μA	Fosc = 32 kHz,
							WDT disabled (EC osc configuration)
D020	IPD	Power-down	-	10	40	μA	VDD = 5.5V, WDT enabled
D021		Current (Note 3)	-	< 1	5	μA	VDD = 5.5V, WDT disabled

These parameters are characterized but not tested.

+ Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or VSS, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: VbD / (2 • R). For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL • VDD) • f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

Standard Operating Conditions (unloss otherwise stated)

Applicable Devices 42 R42 42A 43 R43 44

19.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2	Sad	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowerc	ase symbols (pp) and their meanings:		
рр			
ad	Address/Data	ost	Oscillator Start-Up Timer
al	ALE	pwrt	Power-Up Timer
сс	Capture1 and Capture2	rb	PORTB
ck	CLKOUT or clock	rd	RD
dt	Data in	rw	RD or WR
in	INT pin	tO	TOCKI
io	I/O port	t123	TCLK12 and TCLK3
mc	MCLR	wdt	Watchdog Timer
oe	ŌĒ	wr	WR
os	OSC1		
Upperc	ase symbols and their meanings:		
S			
D	Driven	L	Low
E	Edge	Р	Period
F	Fall	R	Rise
Н	High	V	Valid
1	Invalid (Hi-impedance)	Z	Hi-impedance

Applicable Devices 42 R42 42A 43 R43 44





TABLE 19-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP
TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)		100 *	_	_	ns	VDD = 5V
31	Twdt	Watchdog Timer Time-ou (Prescale = 1)	t Period	5 *	12	25 *	ms	VDD = 5V
32	Tost	Oscillation Start-up Time	r Period	_	1024Tosc§	_	ms	Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period		40 *	96	200 *	ms	VDD = 5V
35	TmcL2adl	MCLR to System Inter- face bus (AD15:AD0>)	PIC17CR42/42A/ 43/R43/44	—	_	100 *	ns	
		invalid	PIC17LCR42/ 42A/43/R43/44	—	—	120 *	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

§ This specification ensured by design.

Applicable Devices 42 R42 42A 43 R43 44





FIGURE 20-12: MAXIMUM IPD vs. VDD WATCHDOG ENABLED

21.3 44-Lead Plastic Leaded Chip Carrier (Square)



	Ра	ackage Group: F	Plastic Leaded C	hip Carrier (PL	CC)	
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
А	4.191	4.572		0.165	0.180	
A1	2.413	2.921		0.095	0.115	
D	17.399	17.653		0.685	0.695	
D1	16.510	16.663		0.650	0.656	
D2	15.494	16.002		0.610	0.630	
D3	12.700	12.700	Reference	0.500	0.500	Reference
Е	17.399	17.653		0.685	0.695	
E1	16.510	16.663		0.650	0.656	
E2	15.494	16.002		0.610	0.630	
E3	12.700	12.700	Reference	0.500	0.500	Reference
N	44	44		44	44	
CP	_	0.102		_	0.004	
LT	0.203	0.381		0.008	0.015	

APPENDIX E: PIC16/17 MICROCONTROLLERS

E.1 PIC14000 Devices



© 1996 Microchip Technology Inc.

E.8 PIC17CXX Family of Devices

					Clock	Memory	lory		Pe	Peripherals	s				Features
				- 40,11,E 18 G	Solow stoller String soller	(s.								$\backslash \backslash$	
			J Tougno		A LIGHER N		6			I de la compañía de	Tidiji	sidn.	\~%).	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	\$10137118U
	14	Y LUNUITO	10+ A3	NO2	The case in the case of the ca	100, 10	310100 0	Contraction of the state of the	NADON SAL	THE WALLS WITH	Contraction of the second seco	5 10 01 10 10 10 10 10 10 10 10 10 10 10	to the case of the of t	ANN ANN	Refer of the second sec
PIC17C42	25	2K	Ι	232	TMR0,TMR1, TMR2,TMR3	7	7	Yes	Ι	Yes	7	33	4.5-5.5	55	40-pin DIP; 44-pin PLCC, MQFP
PIC17C42A	25	2K	Ι	232	TMR0,TMR1, TMR2,TMR3	N	2	Yes	Yes	Yes	5	33	2.5-6.0	58	40-pin DIP; 44-pin PLCC, TQFP, MQFP
PIC17CR42	25	Ι	2K	232	TMR0,TMR1, TMR2,TMR3	N	2	Yes	Yes	Yes	5	33	2.5-6.0	58	40-pin DIP; 44-pin PLCC, TQFP, MQFP
PIC17C43	25	¥	Ι	454	TMR0,TMR1, TMR2,TMR3	N	2	Yes	Yes	Yes	5	33	2.5-6.0	58	40-pin DIP; 44-pin PLCC, TQFP, MQFP
PIC17CR43	25	Ι	4K	454	TMR0,TMR1, TMR2,TMR3	2	2	Yes	Yes	Yes	11	33	2.5-6.0	58	40-pin DIP; 44-pin PLCC, TQFP, MQFP
PIC17C44	25	Ж Ж		454	TMR0,TMR1, TMR2,TMR3	2	5	Yes	Yes	Yes	11	33	2.5-6.0	58	40-pin DIP; 44-pin PLCC, TQFP, MQFP
AIIF	PIC16/1	7 Fan	nily de	vices hɛ	ave Power-on F	Reset	, sele	ectable V	Vatchc	log Tim	er, sel	ectabl	e code pro	otect a	All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.