

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	8KB (4K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c43-25e-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 7.0 TABLE READS AND TABLE WRITES


The PIC17C4X has four instructions that allow the processor to move data from the data memory space to the program memory space, and vice versa. Since the program memory space is 16-bits wide and the data memory space is 8-bits wide, two operations are required to move 16-bit values to/from the data memory.

The TLWT t,f and TABLWT t,i,f instructions are used to write data from the data memory space to the program memory space. The TLRD t,f and TABLRD t,i,f instructions are used to write data from the program memory space to the data memory space.


The program memory can be internal or external. For the program memory access to be external, the device needs to be operating in extended microcontroller or microprocessor mode.

Figure 7-1 through Figure 7-4 show the operation of these four instructions.





#### FIGURE 7-2: TABLWT INSTRUCTION OPERATION



© 1996 Microchip Technology Inc.

#### 7.2 <u>Table Writes to External Memory</u>

Table writes to external memory are always two-cycle instructions. The second cycle writes the data to the external memory location. The sequence of events for an external memory write are the same for an internal write.


Note:	If an interrupt is pending or occurs during the TABLWT, the two cycle table write							
	completes. The RA0/INT, TMR0, or T0CKI							
	interrupt flag is automatically cleared or							
	the pending peripheral interrupt is							
	acknowledged.							

7.2.2 TABLE WRITE CODE

The "i" operand of the TABLWT instruction can specify that the value in the 16-bit TBLPTR register is automatically incremented for the next write. In Example 7-1, the TBLPTR register is not automatically incremented.

#### EXAMPLE 7-1: TABLE WRITE

CLRWDT		;	Clear WDT
MOVLW	HIGH (TBL_ADDR)	;	Load the Table
MOVWF	TBLPTRH	;	address
MOVLW	LOW (TBL_ADDR)	;	
MOVWF	TBLPTRL	;	
MOVLW	HIGH (DATA)	;	Load HI byte
TLWT	1, WREG	;	in TABLATCH
MOVLW	LOW (DATA)	;	Load LO byte
TABLWT	0,0,WREG	;	in TABLATCH
		;	and write to
		;	program memory
		;	(Ext. SRAM)



#### FIGURE 7-5: TABLWT WRITE TIMING (EXTERNAL MEMORY)

# FIGURE 13-2: RCSTA REGISTER (ADDRESS: 13h, BANK 0)

SPEN	N.W0         R/W - 0         R/W - 0         U - 0         R - 0         R - 0         R - x           RX9         SREN         CREN         —         FERR         OERR         RX9D         R = Readable bit
bit7	bit 0 W = Writable bit -n = Value at POR reset (x = unknown)
bit 7:	<b>SPEN</b> : Serial Port Enable bit 1 = Configures RA5/RX/DT and RA4/TX/CK pins as serial port pins 0 = Serial port disabled
bit 6:	<b>RX9</b> : 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception
bit 5:	SREN: Single Receive Enable bit         This bit enables the reception of a single byte. After receiving the byte, this bit is automatically cleared.         Synchronous mode:         1 = Enable reception         0 = Disable reception         Note: This bit is ignored in synchronous slave reception.         Asynchronous mode:         Don't care
bit 4:	CREN: Continuous Receive Enable bit This bit enables the continuous reception of serial data. <u>Asynchronous mode:</u> 1 = Enable reception 0 = Disables reception <u>Synchronous mode:</u> 1 = Enables continuous reception until CREN is cleared (CREN overrides SREN) 0 = Disables continuous reception
bit 3:	Unimplemented: Read as '0'
bit 2:	FERR: Framing Error bit 1 = Framing error (Updated by reading RCREG) 0 = No framing error
bit 1:	OERR: Overrun Error bit 1 = Overrun (Cleared by clearing CREN) 0 = No overrun error
bit 0:	<b>RX9D</b> : 9th bit of receive data (can be the software calculated parity bit)

# 14.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real time applications. The PIC17CXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- OSC selection
- Reset
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- · Code protection

The PIC17CXX has a Watchdog Timer which can be shut off only through EPROM bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 96 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake from SLEEP through external reset, Watchdog Timer Reset or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LF crystal option saves power. Configuration bits are used to select various options. This configuration word has the format shown in Figure 14-1.

<u>R/P - 1</u> PM2 <sup>(1)</sup>	U - x	U - x	<u>U-x</u>	U - x	U - x	<u>U-x</u>	U - x	
bit15-7			_				bit0	
U - x	R/P - 1	U - x	<u>R/P - 1</u>	R/P - 1	R/P - 1	R/P - 1	R/P - 1	R = Readable bit
 bit15-7	PM1		PM0	WDTPS1	WDTPS0	FOSC1	FOSC0 bit0	P = Programmable bit $P = Programmable bit$ $U = Unimplemented$ $- n = Value for Erased Device$ $(x = unknown)$
bit 15-9:	Unimpler	nented: R	ead as a	'1'				
		rocontrolle ended mic de protect	er mode crocontrol ed microc	ontroller m	ode			
bit 7, 5:	Unimpler	nented: R	ead as a	'0'				
bit 3-2: <b>WDTPS1:WDTPS0</b> , WDT Postscaler Select bits 11 = WDT enabled, postscaler = 1 10 = WDT enabled, postscaler = 256 01 = WDT enabled, postscaler = 64 00 = WDT disabled, 16-bit overflow timer								
bit 1-0:	FOSC1:F 11 = EC ( 10 = XT ( 01 = RC ( 00 = LF (	oscillator oscillator oscillator	scillator S	elect bits				

#### FIGURE 14-1: CONFIGURATION WORD

<sup>© 1996</sup> Microchip Technology Inc.

ADD	WFC	ADD WRE	G and C	Carry bit	to f			
Synt	ax:	[ <i>label</i> ] A[	[ label ] ADDWFC f,d					
Ope	rands:	0 ≤ f ≤ 255 d ∈ [0,1]	$0 \le f \le 255$ $d \in [0,1]$					
Ope	ration:	(WREG) +	- (f) + C -	$\rightarrow$ (dest)				
Statu	us Affected:	OV, C, DC	, Z					
Enco	oding:	0001	000d	ffff	ffff			
Desc	cription:	Add WREG memory loc placed in W placed in da	ation 'f'. If REG. If 'c	'd' is 0, the	e result is result is			
Word	ds:	1						
Cycl	es:	1						
QC	cle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read register 'f'	Execut		rite to tination			
<u>Exar</u>	<u>mple</u> :	ADDWFC	REG	0				
	Before Instru Carry bit REG WREG After Instruct Carry bit REG WREG	= 1 = 0x02 = 0x4D						

ANDLW	And Lite	ral with WRI	EG				
Syntax:	[label] A	[ <i>label</i> ] ANDLW k					
Operands:	$0 \le k \le 25$	55					
Operation:	(WREG)	.AND. (k) $ ightarrow$	(WREG)				
Status Affected:	Z						
Encoding:	1011	0101 kk	kk kkkk				
Description:	Description: The contents of WREG are AND'ed wi the 8-bit literal 'k'. The result is placed WREG.						
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	Q4				
Decode	Read literal 'k'	Execute	Write to WREG				
Example:	ANDLW	0x5F					
Before Instru WREG	uction = 0xA3						
After Instruc WREG	tion = 0x03						

INC	F	Inc	cremer	nt f		
Synt	tax:	[ <i>l</i> a	abel]	INCF f	,d	
Ope	rands:		≤ f ≤ 25 ₌ [0,1]	5		
Ope	ration:	(f)	+ 1 $\rightarrow$	(dest)		
Stat	us Affected:	O\	/, C, D0	C, Z		
Enco	oding:	(	0001	010d	ffff	ffff
Description:			ented. If	'd' is 0 the d' is 1 the	ister 'f' are e result is e result is p	placed in
Wor	ds:	1				
Cycl	es:	1				
QC	ycle Activity:					
	Q1		Q2	Q	3	Q4
	Decode		tead ister 'f'	Exect		Vrite to stination
<u>Exa</u>	<u>mple</u> :	IN	CF	CNT,	1	
	Before Instru	iction	1			
	CNT	=	0xFF			
	Z C	=	0 ?			
	After Instruct CNT Z C	tion = = =	0x00 1 1			

INCFSZ	Incremen	t f, skip if (	)				
Syntax:	[ label ]	[label] INCFSZ f,d					
Operands:	0 ≤ f ≤ 255 d ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$					
Operation:	(f) + 1 $\rightarrow$ (skip if resu						
Status Affected:	None						
Encoding:	0001	111d f:	fff ffff				
Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead making it a two-cycle instruction.						
Words:	1						
Cycles:	1(2)	1(2)					
Q Cycle Activity:							
Q1	Q2	Q3	Q4				
Decode	Read register 'f'	Execute	Write to destination				
lf skip:							
Q1	Q2	Q3	Q4				
Forced NOP	NOP	Execute	NOP				
Example:	NZERO	INCFSZ C : :	'NT, 1				
Before Instr							
	PC = Address (HERE)						
After Instruction CNT = CNT + 1 If CNT = 0; $PC = Address(ZERO)$ If CNT $\neq$ 0; PC = Address(NZERO)							

TABLWT	Table Wr	ite		
Example1:	TABLWT	0, 1,	REG	
Before Instruc	tion			
REG		=	0x53	
TBLATH		=	0xAA	
TBLATL		=	0x55	
TBLPTR		=	0xA356	
MEMORY	(TBLPTR)	=	0xFFFI	F
After Instruction	on (table v	vrite co	mpletio	n)
REG		=	0x53	
TBLATH		=	0x53	
TBLATL		=	0x55	
TBLPTR		=	0xA357	7
MEMORY	(TBLPTR -	1) =	0x5355	5
Example 2:	TABLWT	1, 0,	REG	
Before Instruc	tion			
REG		=	0x53	
TBLATH		=	0xAA	
TBLATL		=	0x55	
TBLPTR		=	0xA356	6
MEMORY	(TBLPTR)	=	0xFFFI	F
After Instruction	on (table v	vrite co	mpletio	n)
REG	,	=	0x53	,
TBLATH		=	0xAA	
TBLATL		=	0x53	
TBLPTR		=	0xA356	6
MEMORY	(TBLPTR)	=	0xAA5	3
	1		г	
Program Memory	15		0	Data Momory
Wiethory				Memory
	( 🖳	TBLPTR		

	TBLPTR
· · · · · · · · · · · · · · · · · · ·	
16 bits	TBLAT 8 bits

TLR	D	Table Lat	ch Read					
Synt	ax:	[ label ]	ΓLRD t,f					
Ope	rands:	0 ≤ f ≤ 25 t ∈ [0,1]	$0 \le f \le 255$ t $\in [0,1]$					
Ope	ration:	lf t = 0, TBLAT	$L \rightarrow f;$					
		lf t = 1, TBLAT	$H \to f$					
State	us Affected:	None						
Enco	oding:	1010	00tx ff	ff ffff				
Des	cription:	(TBLAT) in is unaffected If t = 1; high If t = 0; low This instrue	Read data from 16-bit table latch (TBLAT) into file register 'f'. Table Latch is unaffected. If $t = 1$ ; high byte is read If $t = 0$ ; low byte is read This instruction is used in conjunction with TABLRD to transfer data from pro-					
Wor	de	1		mory.				
Cycl		1						
	ycle Activity:	1						
QU	Q1	Q2	Q3	Q4				
	Decode	Read	Execute	Write				
		register TBLATH or TBLATL		register 'f'				
Exar	<u>mple</u> :	TLRD	t, RAM					
	Before Instru	uction						
	t	= 0						
	RAM TBLAT	= ? = 0x00AF	(TBLATH = (TBLATL =	,				
	After Instruct	tion	·					
	RAM TBLAT	= 0xAF = 0x00AF	(TBLATH = (TBLATL =	,				
	Before Instru	uction	·					
	t	= 1						
	RAM TBLAT	= ? = 0x00AF	(TBLATH = (TBLATL =	,				
	After Instruct	tion						
	RAM TBLAT	= 0x00 = 0x00AF	(TBLATH = (TBLATL =	,				
	Program Memory	15	0	Data Memory				
		-   ( <sup>m</sup>	BLPTR					
·		-1_		÷				
	16 bits		BLAT	8 bits				

XORLW	Exclusive OR Literal with	XORWF	Exclusive OR WREG with f				
	WREG	Syntax:	[label] XORWF f,d				
Syntax:	[ <i>label</i> ] XORLW k	Operands:	$0 \le f \le 255$				
Operands:	$0 \le k \le 255$		d ∈ [0,1]				
Operation:	(WREG) .XOR. $k \rightarrow (WREG)$	Operation:	(WREG) .XOR. (f) $\rightarrow$ (dest)				
Status Affected:	Z	Status Affected:	Z				
Encoding:	1011 0100 kkkk kkkk	Encoding:	0000 110d ffff ffff				
Description:	The contents of WREG are XOR'ed with the 8-bit literal 'k'. The result is placed in WREG.	Description:	Exclusive OR the contents of WREG with register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in the register 'f'.				
Words:	1	Words:	1				
Cycles:	1	Cycles:	1				
Q Cycle Activity:		Q Cycle Activity:					
Q1	Q2 Q3 Q4	Q1	Q2 Q3 Q4				
Decode	ReadExecuteWrite toliteral 'k'WREG	Decode	Read Execute Write to register 'f' destination				
Example:	XORLW 0xAF	L					
Before Instruc	ction	Example:	XORWF REG, 1				
After Instructi	= 0xB5 on = 0x1A	Before Instru REG WREG	ction = 0xAF = 0xB5				
		After Instruct REG WREG	ion = 0x1A = 0xB5				

# TABLE 17-1:CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS<br/>AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

OSC	PIC17C42-16	PIC17C42-25
RC	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 6 mA max.	IDD: 6 mA max.
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 4 MHz max.	Freq: 4 MHz max.
XT	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 24 mA max.	IDD: 38 mA max.
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 16 MHz max.	Freq: 25 MHz max.
EC	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 24 mA max.	IDD: 38 mA max.
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 16 MHz max.	Freq: 25 MHz max.
LF	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 150 μA max. at 32 kHz (WDT enabled)	IDD: 150 μA max. at 32 kHz (WDT enabled)
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 2 MHz max.	Freq: 2 MHz max.

### 17.1 DC CHARACTERISTICS:

### PIC17C42-16 (Commercial, Industrial) PIC17C42-25 (Commercial, Industrial)

DC CHARA	CTERIS	STICS	Standard Operating	-	-		ns (unless otherwise stated)
						-40°C	
		1	1			0°C	$\leq$ TA $\leq$ +70°C for commercial
Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D001	Vdd	Supply Voltage	4.5	_	5.5	V	
D002	Vdr	RAM Data Retention Voltage (Note 1)	1.5 *	-	-	V	Device in SLEEP mode
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	-	Vss	-	V	See section on Power-on Reset for details
D004	SVDD	VDD rise rate to ensure internal Power-on Reset signal	0.060*	_	_	mV/ms	See section on Power-on Reset for details
D010	IDD	Supply Current	_	3	6	mA	Fosc = 4 MHz (Note 4)
D011		(Note 2)	-	6	12 *	mA	Fosc = 8 MHz
D012			-	11	24 *	mA	Fosc = 16 MHz
D013			-	19	38	mA	Fosc = 25 MHz
D014			-	95	150	μA	Fosc = 32 kHz WDT enabled (EC osc configuration)
D020	IPD	Power-down Current	_	10	40	μA	VDD = 5.5V, WDT enabled
D021		(Note 3)	-	< 1	5	μA	VDD = 5.5V, WDT disabled

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or VSS, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads need to be considered.


For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as:  $VDD / (2 \cdot R)$ . For capacitive loads, The current can be estimated (for an individual I/O pin) as (CL  $\cdot VDD$ )  $\cdot f$ 

CL = Total capacitive load on the I/O pin; f = average frequency on the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

#### FIGURE 17-7: CAPTURE TIMINGS



#### TABLE 17-7: CAPTURE REQUIREMENTS


Parameter							
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
50	TccL	Capture1 and Capture2 input low time	10 *	—	—	ns	
51	TccH	Capture1 and Capture2 input high time	10 *	—	_	ns	
52	TccP	Capture1 and Capture2 input period	<u>2 Tcy</u> § N	—	—	ns	N = prescale value (4 or 16)

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

#### FIGURE 17-8: PWM TIMINGS



#### TABLE 17-8: PWM REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
53	TccR	PWM1 and PWM2 output rise time		10 *	35 *§	ns	
54	TccF	PWM1 and PWM2 output fall time	—	10 *	35 *§	ns	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

### FIGURE 18-13: WDT TIMER TIME-OUT PERIOD vs. VDD





FIGURE 18-14: IOH vs. VOH, VDD = 3V



#### 19.2 **DC CHARACTERISTICS:**

#### PIC17LC42A/43/LC44 (Commercial, Industrial) PIC17LCR42/43 (Commercial, Industrial)

DC CHARACTERISTICSOperating temperature $-40^{\circ}C$ $\leq TA \leq +8$ $0^{\circ}C$ $\leq TA \leq +7$							s (unless otherwise stated) $\leq TA \leq +85^{\circ}C$ for industrial and $\leq TA \leq +70^{\circ}C$ for commercial
Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
D001	Vdd	Supply Voltage	2.5	_	6.0	V	
D002	Vdr	RAM Data Retention Voltage (Note 1)	1.5 *	-	Ι	V	Device in SLEEP mode
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	_	Vss	_	V	See section on Power-on Reset for details
D004	SVDD	VDD rise rate to ensure internal Power-on Reset signal	0.060 *	_	Ι	mV/ms	See section on Power-on Reset for details
D010	IDD	Supply Current	-	3	6	mA	Fosc = 4 MHz (Note 4)
D011		(Note 2)	-	6	12 *	mA	Fosc = 8 MHz
D014			-	95	150	μA	Fosc = 32 kHz,
							WDT disabled (EC osc configuration)
D020	IPD	Power-down	-	10	40	μA	VDD = 5.5V, WDT enabled
D021		Current (Note 3)	-	< 1	5	μA	VDD = 5.5V, WDT disabled

These parameters are characterized but not tested.

+ Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or VSS, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: VbD / (2 • R). For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL • VDD) • f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

Standard Operating Conditions (unloss otherwise stated)

## Applicable Devices 42 R42 42A 43 R43 44

			Standard C Operating te			ns (ur	nless otherwise stated)
DC CHARA	CTERI	STICS		·	-40°C 0°C		≤ +85°C for industrial and ≤ +70°C for commercial
			Operating v	oltage Vi	DD range a	s desc	ribed in Section 19.1
Parameter							
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Output Low Voltage					
D080	VOL	I/O ports (except RA2 and RA3)					IOL = VDD/1.250 mA
			_	_	0.1Vdd	V	$4.5V \le VDD \le 6.0V$
			_	_	0.1Vdd *	V	VDD = 2.5V
D081		with TTL buffer	-	_	0.4	V	IOL = 6 mA, VDD = 4.5V Note 6
D082		RA2 and RA3	_	_	3.0	V	IOL = 60.0  mA, VDD = 6.0 V
D083		OSC2/CLKOUT	_	_	0.4	V	IOL = 1 mA, VDD = 4.5V
D084		(RC and EC osc modes)	_	_	0.1Vdd *	V	IOL = VDD/5 mA
							(PIC17LC43/LC44 only)
		Output High Voltage (Note 3)					
D090	Vон	I/O ports (except RA2 and RA3)					Юн = -VDD/2.500 mA
			0.9Vdd	_	_	V	$4.5V \le VDD \le 6.0V$
			0.9Vdd *	_	-	V	VDD = 2.5V
D091		with TTL buffer	2.4	_	_	V	IOH = -6.0 mA, VDD=4.5V Note 6
D092		RA2 and RA3	-	_	12	V	Pulled-up to externally applied voltage
D093		OSC2/CLKOUT	2.4	_	_	v	IOH = -5  mA,  VDD = 4.5  V
D094		(RC and EC osc modes)	0.9Vdd *	_	_	V	IOH = -VDD/5 mA
		(,					(PIC17LC43/LC44 only)
		Capacitive Loading Specs on Output Pins					
D100	Cosc2	OSC2/CLKOUT pin	_	_	25	pF	In EC or RC osc modes when OSC2 pin is outputting CLKOUT. external clock is used to drive OSC1.
D101	Сю	All I/O pins and OSC2 (in RC mode)	_	_	50	pF	
D102	CAD	System Interface Bus (PORTC, PORTD and PORTE)	-	_	50	pF	In Microprocessor or Extended Microcontroller mode

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Applicable Devices	42	R42	42A	43	R43	44

DC CHARA	CTERI	STICS	Standard Operating Conditions (unless otherwise stated) Operating temperature							
			_				≤ +40°C			
			Operating v	oltage VD	D range a	as desc	ribed in Section 19.1			
Parameter										
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions			
		Internal Program Memory Programming Specs (Note 4)								
D110	VPP	Voltage on MCLR/VPP pin	12.75	_	13.25	V	Note 5			
D111	Vddp	Supply voltage during	4.75	5.0	5.25	V				
D112	IPP	Current into MCLR/VPP pin	_	25 ‡	50 ‡	mA				
D113	Iddp	Supply current during programming	-	-	30 ‡	mA				
D114	TPROG	Programming pulse width	10	100	1000	μs	Terminated via internal/ external interrupt or a rese			

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.


4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Note: When using the Table Write for internal programming, the device temperature must be less than 40°C.

#### FIGURE 19-9: USART MODULE: SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




#### TABLE 19-9: SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param	Course	Characteristic		Min	Typt	Max	Unite	Conditions
No.	Sym	Characteristic	ISTIC				Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER &						
		SLAVE)	PIC17CR42/42A/43/R43/44	—	-	50	ns	
		Clock high to data out valid	PIC17LCR42/42A/43/R43/44	1 —	-	75	ns	
121	TckRF	Clock out rise time and fall time	PIC17CR42/42A/43/R43/44	—	—	25	ns	
		(Master Mode)	PIC17LCR42/42A/43/R43/44	—	—	40	ns	
122	TdtRF	Data out rise time and fall time	PIC17CR42/42A/43/R43/44	—	—	25	ns	
			PIC17LCR42/42A/43/R43/44	—	—	40	ns	
+	Data in "T	yp" column is at 5V, 25°C unless	otherwise stated. These parameters	are for	design	guidan	ce only	and are not

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### FIGURE 19-10: USART MODULE: SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




#### **TABLE 19-10: SYNCHRONOUS RECEIVE REQUIREMENTS**

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data hold before CK↓ (DT hold time)	15		_	ns	
126	TckL2dtl	Data hold after CK $\downarrow$ (DT hold time)	15	_	_	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


# 21.0 PACKAGING INFORMATION

# 21.1 40-Lead Ceramic CERDIP Dual In-line, and CERDIP Dual In-line with Window (600 mil)



	Package Group: Ceramic CERDIP Dual In-Line (CDP)										
		Millimeters			Inches						
Symbol	Min	Мах	Notes	Min	Мах	Notes					
α	0°	10°		0°	10°						
А	4.318	5.715		0.170	0.225						
A1	0.381	1.778		0.015	0.070						
A2	3.810	4.699		0.150	0.185						
A3	3.810	4.445		0.150	0.175						
В	0.355	0.585		0.014	0.023						
B1	1.270	1.651	Typical	0.050	0.065	Typical					
С	0.203	0.381	Typical	0.008	0.015	Typical					
D	51.435	52.705		2.025	2.075						
D1	48.260	48.260	Reference	1.900	1.900	Reference					
E	15.240	15.875		0.600	0.625						
E1	12.954	15.240		0.510	0.600						
e1	2.540	2.540	Reference	0.100	0.100	Reference					
eA	14.986	16.002	Typical	0.590	0.630	Typical					
eB	15.240	18.034		0.600	0.710						
L	3.175	3.810		0.125	0.150						
Ν	40	40		40	40						
S	1.016	2.286		0.040	0.090						
S1	0.381	1.778		0.015	0.070						

© 1996 Microchip Technology Inc.



21.5	44-Lead Plastic Surface Mount (	TOFP 10x10 mm Body	(1.0/0.10 mm Lead Form)
21.0			

		Packag	je Group: Plast	ic TQFP		
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
Α	1.00	1.20		0.039	0.047	
A1	0.05	0.15		0.002	0.006	
A2	0.95	1.05		0.037	0.041	
D	11.75	12.25		0.463	0.482	
D1	9.90	10.10		0.390	0.398	
E	11.75	12.25		0.463	0.482	
E1	9.90	10.10		0.390	0.398	
L	0.45	0.75		0.018	0.030	
е	0.80	BSC		0.031	BSC	
b	0.30	0.45		0.012	0.018	
b1	0.30	0.40		0.012	0.016	
С	0.09	0.20		0.004	0.008	
c1	0.09	0.16		0.004	0.006	
Ν	44	44		44	44	
Θ	0°	<b>7</b> °		0°	<b>7</b> °	

Note 1: Dimensions D1 and E1 do not include mold protrusion. Allowable mold protrusion is 0.25m/m (0.010") per side. D1 and E1 dimensions including mold mismatch.

2: Dimension "b" does not include Dambar protrusion, allowable Dambar protrusion shall be 0.08m/m (0.003")max.

3: This outline conforms to JEDEC MS-026.

# **APPENDIX C: WHAT'S NEW**

The structure of the document has been made consistent with other data sheets. This ensures that important topics are covered across all PIC16/17 families. Here is an overview of new features.

Added the following devices:

PIC17CR42

PIC17C42A

PIC17CR43

A 33 MHz option is now available.

# APPENDIX D: WHAT'S CHANGED

To make software more portable across the different PIC16/17 families, the name of several registers and control bits have been changed. This allows control bits that have the same function, to have the same name (regardless of processor family). Care must still be taken, since they may not be at the same special function register address. The following shows the register and bit names that have been changed:

Old Name	New Name
TX8/9	TX9
RC8/9	RX9
RCD8	RX9D
TXD8	TX9D

Instruction DECFSNZ corrected to DCFSNZ

Instruction INCFSNZ corrected to INFSNZ

Enhanced discussion on PWM to include equation for determining bits of PWM resolution.

Section 13.2.2 and 13.3.2 have had the description of updating the FERR and RX9 bits enhanced.

The location of configuration bit PM2 was changed (Figure 6-1 and Figure 14-1).

Enhanced description of the operation of the INTSTA register.

Added note to discussion of interrupt operation.

Tightened electrical spec D110.

Corrected steps for setting up USART Asynchronous Reception.

# E.2 PIC16C5X Family of Devices

				0	Clock Mer	Memory	Perip	Peripherals	Features
				CAN USE	Course will a course of the co				
		1081	to TOUSDI			(s)		., N SOL	454
	Tely	Ununs	MOL VY	- MAA MO	BOW SOUND SUNT		SUID OI	o sequent	Sebersed
PIC16C52	4	384		25	TMRO	12	2.5-6.25	33	18-pin DIP, SOIC
PIC16C54	20	512	I	25	TMRO	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C54A	20	512	I	25	TMRO	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54A	20		512	25	TMRO	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C55	20	512	I	24	TMRO	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C56	20	ź	I	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C57	20	2K		72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16CR57B	20	I	2K	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C58A	20	2K		73	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR58A	20	Ι	2K	73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
All PIC16/17		devices	s have	Power-Or	n Reset, selectabl	e Watch	ndog Timer, s	selectab	-amily devices have Power-On Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

DS30412C-page 214