



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	8KB (4K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c43-33-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



FIGURE 4-2: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)

FIGURE 4-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD)



FIGURE 4-4: SLOW RISE TIME (MCLR TIED TO VDD)



FIGURE 4-5: OSCILLATOR START-UPTIME



FIGURE 4-6: USING ON-CHIP POR



FIGURE 4-7: BROWN-OUT PROTECTION CIRCUIT 1



FIGURE 4-8: PIC17C42 EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: An external Power-on Reset circuit is required only if VDD power-up time is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: R < 40 k Ω is recommended to ensure that the voltage drop across R does not exceed 0.2V (max. leakage current spec. on the \overline{MCLR}/VPP pin is 5 μ A). A larger voltage drop will degrade VIH level on the \overline{MCLR}/VPP pin.
 - 3: $R1 = 100\Omega$ to 1 k Ω will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or (Electrical Overstress) EOS.

FIGURE 4-9: BROWN-OUT PROTECTION CIRCUIT 2



This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

5.9 Context Saving During Interrupts

During an interrupt, only the returned PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt; e.g. WREG, ALUSTA and the BSR registers. This requires implementation in software. Example 5-1 shows the saving and restoring of information for an interrupt service routine. The PUSH and POP routines could either be in each interrupt service routine or could be subroutines that were called. Depending on the application, other registers may also need to be saved, such as PCLATH.

EXAMPLE 5-1: SAVING STATUS AND WREG IN RAM

;									
; The ac	The addresses that are used to store the CPUSTA and WREG values								
; must b	must be in the data memory address range of 18h - 1Fh. Up to								
; 8 loca	8 locations can be saved and restored using								
; the MG	OVFP inst	truction. This instruc	ti	ion neither affects the status					
; bits,	nor cori	rupts the WREG registe	er.						
;									
;									
PUSH	MOVFP	WREG, TEMP_W	;	Save WREG					
	MOVFP	ALUSTA, TEMP_STATUS	;	Save ALUSTA					
	MOVFP	BSR, TEMP_BSR	;	Save BSR					
ISR	:		;	This is the interrupt service routine					
	:								
POP	MOVFP	TEMP_W, WREG	;	Restore WREG					
	MOVFP	TEMP_STATUS, ALUSTA	;	Restore ALUSTA					
	MOVFP	TEMP_BSR, BSR	;	Restore BSR					
	RETFIE		;	Return from Interrupts enabled					

6.2.2.2 CPU STATUS REGISTER (CPUSTA)

The CPUSTA register contains the status and control bits for the CPU. This register is used to globally enable/disable interrupts. If only a specific interrupt is desired to be enabled/disabled, please refer to the INTerrupt STAtus (INTSTA) register and the Peripheral Interrupt Enable (PIE) register. This register also indicates if the stack is available and contains the Power-down (PD) and Time-out (TO) bits. The TO, PD, and STKAV bits are not writable. These bits are set and cleared according to device logic. Therefore, the result of an instruction with the CPUSTA register as destination may be different than intended.

FIGURE 6-8: CPUSTA REGISTER (ADDRESS: 06h, UNBANKED)



9.0 I/O PORTS

The PIC17C4X devices have five I/O ports, PORTA through PORTE. PORTB through PORTE have a corresponding Data Direction Register (DDR), which is used to configure the port pins as inputs or outputs. These five ports are made up of 33 I/O pins. Some of these ports pins are multiplexed with alternate functions.

PORTC, PORTD, and PORTE are multiplexed with the system bus. These pins are configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, these pins are general purpose I/O.

PORTA and PORTB are multiplexed with the peripheral features of the device. These peripheral features are:

- Timer modules
- Capture module
- PWM module
- USART/SCI module
- External Interrupt pin

When some of these peripheral modules are turned on, the port pin will automatically configure to the alternate function. The modules that do this are:

- PWM module
- USART/SCI module

When a pin is automatically configured as an output by a peripheral module, the pins data direction (DDR) bit is unknown. After disabling the peripheral module, the user should re-initialize the DDR bit to the desired configuration.

The other peripheral modules (which require an input) must have their data direction bit configured appropriately.

Note: A pin that is a peripheral input, can be configured as an output (DDRx<y> is cleared). The peripheral events will be determined by the action output on the port pin.

9.1 PORTA Register

PORTA is a 6-bit wide latch. PORTA does not have a corresponding Data Direction Register (DDR).

Reading PORTA reads the status of the pins.

The RA1 pin is multiplexed with TMR0 clock input, and RA4 and RA5 are multiplexed with the USART functions. The control of RA4 and RA5 as outputs is automatically configured by the USART module.

9.1.1 USING RA2, RA3 AS OUTPUTS

The RA2 and RA3 pins are open drain outputs. To use the RA2 or the RA3 pin(s) as output(s), simply write to the PORTA register the desired value. A '0' will cause the pin to drive low, while a '1' will cause the pin to float (hi-impedance). An external pull-up resistor should be used to pull the pin high. Writes to PORTA will not affect the other pins.

Note:	When using the RA2 or RA3 pin(s) as out- put(s), read-modify-write instructions (such as BCF, BSF, BTG) on PORTA are not rec- ommended. Such operations read the port pins, do the desired operation, and then write this value to the data latch. This may inadvertently cause the RA2 or RA3 pins to switch from input to output (or vice-versa). It is recommended to use a shadow regis- ter for PORTA. Do the bit operations on this shadow register and then move it to PORTA.

FIGURE 9-1: RA0 AND RA1 BLOCK DIAGRAM



9.5 I/O Programming Considerations

9.5.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. For example, the BCF and BSF instructions read the register into the CPU, execute the bit operation, and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (e.g. bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Reading a port reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (BCF, BSF, BTG, etc.) on a port, the value of the port pins is read, the desired operation is performed with this value, and the value is then written to the port latch.

Example 9-5 shows the effect of two sequential read-modify-write instructions on an I/O port.

EXAMPLE 9-5: READ MODIFY WRITE INSTRUCTIONS ON AN I/O PORT

; Initial PORT settings: PORTB<7:4> Inputs PORTB<3:0> Outputs ; ; PORTB<7:6> have pull-ups and are ; not connected to other circuitry ; PORT latch PORT pins ; ; _____ _____ ; PORTB, 7 BCF 01pp pppp 11pp pppp BCF PORTB, 6 10pp pppp 11pp pppp ; BCF DDRB, 7 10pp pppp 11pp pppp BCF DDRB, 6 10pp pppp 10pp pppp ; ; Note that the user may have expected the ; pin values to be 00pp pppp. The 2nd BCF ; caused RB7 to be latched as the pin value ; (High).

Note: A pin actively outputting a Low or High should not be driven from external devices in order to change the level on this pin (i.e. "wired-or", "wired-and"). The resulting high output currents may damage the device.

9.5.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 9-9). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before executing the instruction that reads the values on that I/O port. Otherwise, the previous state of that pin may be read into the CPU rather than the "new" state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

FIGURE 9-9: SUCCESSIVE I/O OPERATION

Instruction fetched	Q1 Q2 Q3 Q4 PC MOVWF PORTB write to PORTB	Q1 Q2 Q3 Q4 PC + 1 MOVF PORTB,W	Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 <u>PC + 2</u> <u>PC + 3</u> NOP NOP	 Note: This example shows a write to PORTB followed by a read from PORTB. Note that: data setup time = (0.25 TcY - TPD) where TcY = instruction cycle.
RB7:RB0	L	I	X	Therefore, at higher clock frequencies, a write followed by a
			Port pin sampled here	read may be problematic.
Instruction executed		MOVWF PORTB write to PORTB	MOVF PORTB,W NOP	

11.0 TIMER0

The Timer0 module consists of a 16-bit timer/counter, TMR0. The high byte is TMR0H and the low byte is TMR0L. A software programmable 8-bit prescaler makes an effective 24-bit overflow timer. The clock source is also software programmable as either the internal instruction clock or the RA1/T0CKI pin. The control bits for this module are in register T0STA (Figure 11-1).

R/W - (INTED) bit7	0 R/W - 0 G T0SE T0CS PS3 PS2 PS1 PS0	U - 0 — bit0	R = Readable bit W = Writable bit U = Unimplemented, Read as '0' -n = Value at POR reset
bit 7:	INTEDG: RA0/INT Pin Interrupt Edge Select bit This bit selects the edge upon which the interrupt is detected 1 = Rising edge of RA0/INT pin generates interrupt 0 = Falling edge of RA0/INT pin generates interrupt		
bit 6:	TOSE : Timer0 Clock Input Edge Select bit This bit selects the edge upon which TMR0 will increment When $TOCS = 0$ 1 = Rising edge of RA1/T0CKI pin increments TMR0 and/or gel 0 = Falling edge of RA1/T0CKI pin increments TMR0 and/or gel When $TOCS = 1$ Don't care	nerates a T0C nerates a T0C	KIF interrupt KIF interrupt
bit 5:	TOCS : Timer0 Clock Source Select bit This bit selects the clock source for TMR0. 1 = Internal instruction clock cycle (Tcy) 0 = T0CKI pin		
bit 4-1:	PS3:PS0 : Timer0 Prescale Selection bits These bits select the prescale value for TMR0.		
	PS3:PS0 Prescale Value		
	0000 1:1 0001 1:2 0010 1:4 0011 1:8 0100 1:16 0101 1:32 0110 1:64 0111 1:128 1xxx 1:256		
bit 0:	Unimplemented: Read as '0'		

FIGURE 11-1: T0STA REGISTER (ADDRESS: 05h, UNBANKED)

© 1996 Microchip Technology Inc.

12.2.3 EXTERNAL CLOCK INPUT FOR TIMER3

When TMR3CS is set, the 16-bit TMR3 increments on the falling edge of clock input TCLK3. The input on the RB5/TCLK3 pin is sampled and synchronized by the internal phase clocks twice every instruction cycle. This causes a delay from the time a falling edge appears on TCLK3 to the time TMR3 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section. Figure 12-9 shows the timing diagram when operating from an external clock.

12.2.4 READING/WRITING TIMER3

Since Timer3 is a 16-bit timer and only 8-bits at a time can be read or written, care should be taken when reading or writing while the timer is running. The best method to read or write the timer is to stop the timer, perform any read or write operation, and then restart Timer3 (using the TMR3ON bit). However, if it is necessary to keep Timer3 free-running, care must be taken. For writing to the 16-bit TMR3, Example 12-2 may be used. For reading the 16-bit TMR3, Example 12-3 may be used. Interrupts must be disabled during this routine.

EXAMPLE 12-2: WRITING TO TMR3

BSF CPUSTA, GLINTD ;Disable interrupt MOVFP RAM_L, TMR3L ; MOVFP RAM_H, TMR3H ; BCF CPUSTA, GLINTD ;Done,enable interrupt

EXAMPLE 12-3: READING FROM TMR3

MOVPF	TMR3L,	TMPLO	;read low tmr0
MOVPF	TMR3H,	TMPHI	;read high tmr0
MOVFP	TMPLO,	WREG	;tmplo -> wreg
CPFSLT	TMR3L,	WREG	;tmr0l < wreg?
RETURN			;no then return
MOVPF	TMR3L,	TMPLO	;read low tmr0
MOVPF	TMR3H,	TMPHI	;read high tmr0
RETURN			;return



FIGURE 12-9: TMR1, TMR2, AND TMR3 OPERATION IN EXTERNAL CLOCK MODE

TABLE 13-3:	BAUD RATES FOR SYNCHRONOUS MODE

BAUD RATE (K)	Fosc = 3	3 MHz %ERROR	SPBRG value (decimal)	Fosc = 2	5 MHz %ERROR	SPBRG value (decimal)	FOSC = 2	0 MHz %ERROR	SPBRG value (decimal)	Fosc = 1	6 MHz %ERROR	SPBRG value (decimal)
()		/02/11/01/	(accinal)		<i>x</i> 021111011	(40011141)		<i>/</i> 021111011	(uconnai)		<i>/</i> 021111011	(uconnai)
0.3	NA	_	_	NA	—	_	NA	_	_	NA	_	—
1.2	NA	_	_	NA	—	_	NA	_	_	NA	_	_
2.4	NA	—	—	NA	—	—	NA	—	—	NA	—	—
9.6	NA	_	—	NA	_	—	NA	_	—	NA	_	_
19.2	NA	—	_	NA	—	_	19.53	+1.73	255	19.23	+0.16	207
76.8	77.10	+0.39	106	77.16	+0.47	80	76.92	+0.16	64	76.92	+0.16	51
96	95.93	-0.07	85	96.15	+0.16	64	96.15	+0.16	51	95.24	-0.79	41
300	294.64	-1.79	27	297.62	-0.79	20	294.1	-1.96	16	307.69	+2.56	12
500	485.29	-2.94	16	480.77	-3.85	12	500	0	9	500	0	7
HIGH	8250	—	0	6250	—	0	5000	—	0	4000	—	0
LOW	32.22	_	255	24.41	_	255	19.53	_	255	15.625	_	255

BAUD	Fosc = 10 M	Hz	SPBRG	Fosc = 7.159) MHz	SPBRG	SPBRG FOSC = 5.068 MHz			
RATE (K)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)	
0.3	NA	_	_	NA	_	_	NA	_		
1.2	NA	_	_	NA	_	_	NA	_	_	
2.4	NA	_	_	NA	_	_	NA	_	_	
9.6	9.766	+1.73	255	9.622	+0.23	185	9.6	0	131	
19.2	19.23	+0.16	129	19.24	+0.23	92	19.2	0	65	
76.8	75.76	-1.36	32	77.82	+1.32	22	79.2	+3.13	15	
96	96.15	+0.16	25	94.20	-1.88	18	97.48	+1.54	12	
300	312.5	+4.17	7	298.3	-0.57	5	316.8	+5.60	3	
500	500	0	4	NA	_	_	NA	_	_	
HIGH	2500	_	0	1789.8	_	0	1267	_	0	
LOW	9.766	_	255	6.991	_	255	4.950	_	255	
-										
BAUD	Fosc = 3.579	MHz	SPBRG	Fosc = 1 MH	Z	SPBRG	Fosc = 32.76	8 kHz	SPBRG	
BAUD RATE (K)	Fosc = 3.579 KBAUD	MHz %ERROR	SPBRG value (decimal)	Fosc = 1 MH KBAUD	z %ERROR	SPBRG value (decimal)	Fosc = 32.76 KBAUD	68 kHz %ERROR	SPBRG value (decimal)	
BAUD RATE (K)	Fosc = 3.579 KBAUD NA	MHz %ERROR —	SPBRG value (decimal)	Fosc = 1 MH KBAUD NA	z %ERROR —	SPBRG value (decimal)	Fosc = 32.76 KBAUD 0.303	68 kHz %ERROR +1.14	SPBRG value (decimal) 26	
BAUD RATE (K) 0.3 1.2	Fosc = 3.579 KBAUD NA NA	MHz %ERROR — —	SPBRG value (decimal) —	Fosc = 1 MH KBAUD NA 1.202	z %ERROR — +0.16	SPBRG value (decimal) — 207	Fosc = 32.76 KBAUD 0.303 1.170	58 kHz %ERROR +1.14 -2.48	SPBRG value (decimal) 26 6	
BAUD RATE (K) 0.3 1.2 2.4	Fosc = 3.579 KBAUD NA NA NA	MHz %ERROR — — —	SPBRG value (decimal) — —	Fosc = 1 MH KBAUD NA 1.202 2.404	z %ERROR +0.16 +0.16	SPBRG value (decimal) — 207 103	Fosc = 32.76 KBAUD 0.303 1.170 NA	68 kHz %ERROR +1.14 -2.48 —	SPBRG value (decimal) 26 6 —	
BAUD RATE (K) 0.3 1.2 2.4 9.6	Fosc = 3.579 KBAUD NA NA 9.622	MHz %ERROR +0.23	SPBRG value (decimal) — — — 92	Fosc = 1 MH KBAUD NA 1.202 2.404 9.615	z %ERROR 	SPBRG value (decimal) — 207 103 25	FOSC = 32.76 KBAUD 0.303 1.170 NA NA	8 kHz %ERROR +1.14 -2.48 	SPBRG value (decimal) 26 6 	
BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2	Fosc = 3.579 KBAUD NA NA 9.622 19.04	MHz %ERROR +0.23 -0.83	SPBRG value (decimal) — — — 92 46	Fosc = 1 MH KBAUD NA 1.202 2.404 9.615 19.24	z %ERROR 	SPBRG value (decimal) — 207 103 25 12	Fosc = 32.76 KBAUD 0.303 1.170 NA NA NA	58 kHz %ERROR +1.14 -2.48 	SPBRG value (decimal) 26 6 	
BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8	Fosc = 3.579 KBAUD NA NA 9.622 19.04 74.57	MHz %ERROR — — +0.23 -0.83 -2.90	SPBRG value (decimal) — — 92 46 11	FOSC = 1 MH KBAUD NA 1.202 2.404 9.615 19.24 83.34	Z %ERROR +0.16 +0.16 +0.16 +0.16 +0.16 +8.51	SPBRG value (decimal) — 207 103 25 12 2 2	Fosc = 32.76 KBAUD 0.303 1.170 NA NA NA NA	58 kHz %ERROR +1.14 -2.48 	SPBRG value (decimal) 26 6 	
BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96	Fosc = 3.579 KBAUD NA NA 9.622 19.04 74.57 99.43	MHz %ERROR — — +0.23 -0.83 -2.90 _3.57	SPBRG value (decimal) — — — 92 46 11 8	FOSC = 1 MH KBAUD NA 1.202 2.404 9.615 19.24 83.34 NA	z <u>~</u> +0.16 +0.16 +0.16 +0.16 +8.51 _	SPBRG value (decimal) — 207 103 25 12 2 2 	Fosc = 32.76 KBAUD 0.303 1.170 NA NA NA NA NA	58 kHz %ERROR +1.14 -2.48 	SPBRG value (decimal) 26 6 	
BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300	Fosc = 3.579 KBAUD NA NA 9.622 19.04 74.57 99.43 298.3	MHz %ERROR — +0.23 -0.83 -2.90 _3.57 -0.57	SPBRG value (decimal) — — 92 46 11 8 2	Fosc = 1 MH KBAUD NA 1.202 2.404 9.615 19.24 83.34 NA NA	Z %ERROR +0.16 +0.16 +0.16 +0.16 +8.51 	SPBRG value (decimal) — 207 103 25 12 2 2 — 2 —	Fosc = 32.76 KBAUD 0.303 1.170 NA NA NA NA NA NA	68 kHz %ERROR +1.14 -2.48 	SPBRG value (decimal) 26 6 	
BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300 500	Fosc = 3.579 KBAUD NA NA 9.622 19.04 74.57 99.43 298.3 NA	MHz %ERROR — +0.23 -0.83 -2.90 _3.57 -0.57 —	SPBRG value (decimal) — — 92 46 11 8 2 	Fosc = 1 MH KBAUD NA 1.202 2.404 9.615 19.24 83.34 NA NA NA	Z %ERROR +0.16 +0.16 +0.16 +8.51 	SPBRG value (decimal) 207 103 25 12 2 2 2 	Fosc = 32.76 KBAUD 0.303 1.170 NA NA NA NA NA NA NA	58 kHz %ERROR +1.14 -2.48 	SPBRG value (decimal) 26 6 	
BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300 500 HIGH	Fosc = 3.579 KBAUD NA NA 9.622 19.04 74.57 99.43 298.3 NA 894.9	MHz %ERROR — +0.23 -0.83 -2.90 _3.57 -0.57 — _ _	SPBRG value (decimal) — — 92 46 11 8 2 — 0	Fosc = 1 MH KBAUD NA 1.202 2.404 9.615 19.24 83.34 NA NA NA NA 250	Z %ERROR +0.16 +0.16 +0.16 +0.16 +8.51 	SPBRG value (decimal) 207 103 25 12 2 2 0	Fosc = 32.76 KBAUD 0.303 1.170 NA NA NA NA NA NA NA NA NA S.192	68 kHz %ERROR +1.14 -2.48 	SPBRG value (decimal) 26 6 0	

TABLE 13-8: R	REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION
---------------	--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 0	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	—	_	TRMT	TX9D	00001x	00001u
17h, Bank 0 SPBRG Baud rate generator register										xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous master reception.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

14.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real time applications. The PIC17CXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- OSC selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- · Code protection

The PIC17CXX has a Watchdog Timer which can be shut off only through EPROM bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 96 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake from SLEEP through external reset, Watchdog Timer Reset or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LF crystal option saves power. Configuration bits are used to select various options. This configuration word has the format shown in Figure 14-1.

R/P - 1	U - x	U - x	<u>U-x</u>	U - x	U - x	U - x	U - x			
bit15-7							bit0			
	R/P - 1 PM1	U - x —	<u>R/P - 1</u> PM0	R/P - 1 WDTPS1	R/P - 1 WDTPS0	R/P - 1 FOSC1	R/P - 1 FOSC0	R = Readable bit P = Programmable bit		
Dil 15-7							DIIO	U = Unimplemented - n = Value for Erased Device (x = unknown)		
bit 15,6,	bit 15-9: Unimplemented : Read as a '1' bit 15,6,4: PM2, PM1, PM0 , Processor Mode Select bits 111 = Microprocessor Mode 110 = Microcontroller mode 101 = Extended microcontroller mode									
bit 7, 5:	Unimpler	nented: R	ead as a	'0'						
bit 3-2:	 3-2: WDTPS1:WDTPS0, WDT Postscaler Select bits 11 = WDT enabled, postscaler = 1 10 = WDT enabled, postscaler = 256 01 = WDT enabled, postscaler = 64 00 = WDT disabled, 16-bit overflow timer 									
bit 1-0:	bit 1-0: FOSC1:FOSC0 , Oscillator Select bits 11 = EC oscillator 10 = XT oscillator 01 = RC oscillator 00 = LF oscillator									
Note 1:	This bit do	oes not ex	ist on the	PIC17C42	. Reading t	his bit will	return an u	inknown value (x).		

FIGURE 14-1: CONFIGURATION WORD

^{© 1996} Microchip Technology Inc.

14.2.4 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with series resonance, or one with parallel resonance.

Figure 14-5 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometer biases the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 14-5: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT



Figure 14-6 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 k Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 14-6: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



14.2.5 RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 14-6 shows how the R/C combination is connected to the PIC17CXX. For Rext values below 2.2 kQ, the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g. 1 M Ω), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 3 $k\Omega$ and 100 $k\Omega$.

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With little or no external capacitance, oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See Section 18.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See Section 18.0 for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 3-2 for waveform).

FIGURE 14-7: RC OSCILLATOR MODE



15.2 <u>Q Cycle Activity</u>

Each instruction cycle (Tcy) is comprised of four Q cycles (Q1-Q4). The Q cycles provide the timing/designation for the Decode, Read, Execute, Write etc., of each instruction cycle. The following diagram shows the relationship of the Q cycles to the instruction cycle.

The 4 Q cycles that make up an instruction cycle (Tcy) can be generalized as:

- Q1: Instruction Decode Cycle or forced NOP
- Q2: Instruction Read Cycle or NOP
- Q3: Instruction Execute
- Q4: Instruction Write Cycle or NOP

Each instruction will show the detailed Q cycle operation for the instruction.

FIGURE 15-2: Q CYCLE ACTIVITY



DECF	Decreme	nt f		DEC	CFSZ	Decreme	nt f, ski	p if 0	
Syntax:	[<i>label</i>] [DECF f,d		Syn	tax:	[<i>label</i>] [DECFSZ	Z f,d	
Operands:	0 ≤ f ≤ 255 d ∈ [0,1]	5		Оре	erands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$	5		
Operation:	(f) – 1 \rightarrow ((dest)		Ope	eration:	(f) – 1 \rightarrow (dest);		
Status Affected:	OV, C, DC	C, Z				skip if resu	ult = 0		
Encoding:	0000	011d ff:	ff ffff	Stat	us Affected:	None			
Description:	Decrement	register 'f'. If 'o	d' is 0 the	Enc	oding:	0001	011d	ffff	ffff
·	result is sto result is sto	ored in WREG. ored back in re	If 'd' is 1 the gister 'f'.	Des	cription:	The content mented. If 'd	ts of reg d' is 0 the	ister 'f' a e result i	re decre- s placed in
Words:	1					WREG. If 'd	l' is 1 the stor 'f'	e result is	s placed
Cycles:	1					If the result	is 0. the	next ins	truction.
Q Cycle Activity:						which is alr	eady feto	ched, is o	discarded,
Q1	Q2	Q3	Q4			and an NOI	is exection	cuted ins	tead mak-
Decode	Read register 'f'	Execute	Write to destination	Wor	ds:	1			
Example:	DECF	CNT, 1		Сус	les:	1(2)			
Before Instru	iction			QC	ycle Activity:				
CNT	= 0x01				Q1	Q2	Q	3	Q4
Z	= 0				Decode	Read register 'f'	Exec	ute c	Write to lestination
CNT Z	= 0x00 = 1			<u>Exa</u>	mple:	HERE	DECFS GOTO	SZ CN	ЛТ, 1)ОР
						CONTINUE			
					Before Instru	uction			

PC	=	Address (HERE)
After Instruct	ion	
CNT	=	CNT - 1
If CNT	=	0;
PC	=	Address (CONTINUE)
If CNT	≠	0;
PC	=	Address (HERE+1)

DCFSNZ Decrement f, skip if not 0)			
Synt	ax:	[label]	DC	FSNZ	f,d				
Ope	rands:	0 ≤ f ≤ 2 d ∈ [0,1	255]						
Ope	ration:	(f) – 1 – skip if n	$(f) - 1 \rightarrow (dest);$ skip if not 0						
State	us Affected:	None							
Enco	oding:	0010		011d	fff	f	ffff		
Desc	Description: The contents of register 'f' are decomposed on the mented. If 'd' is 0 the result is placed WREG. If 'd' is 1 the result is placed back in register 'f'. If the result is not 0, the next instruct which is already fetched, is discard and an NOP is executed instead ming it a two-cycle instruction.					e decre- placed in blaced struction, scarded, bad mak-			
Word	ds:	1							
Cycl	es:	1(2)							
QC	cle Activity:								
	Q1	Q2		Q	3		Q4		
	Decode	Read register 'f	9	Execute		Write to destination			
lf ski	p:								
	Q1	Q2		Q	3		Q4		
	Forced NOP	NOP		Exec	ute		NOP		
Example:		HERE ZERO NZERO	D : :	CFSNZ	TEM	P,	1		
	Before Instru TEMP_V	ction ALUE	=	?					
	After Instruct TEMP_V/ If TEMP_ PC If TEMP_ PC	ion ALUE VALUE VALUE	= = ≠	TEMF 0; Addre 0; Addre	P_VAL ss(z ss(n	UE - ero zer	- 1,) O)		

GOTO	Unconditi	Unconditional Branch				
Syntax:	[label]	GOTO	k			
Operands:	$0 \le k \le 81$	91				
Operation:	k → PC<1 k<12:8> – PC<15:13>	2:0>; → PCLA > → PCl	ГН<4:0> _ATH<7	•, :5>		
Status Affected:	None					
Encoding:	110k	kkkk	kkkk	kkkk		
Description:	anywhere w The thirteer loaded into upper eight PCLATH. G instruction.	s an unco vithin an a bit imm PC bits • bits of P OTO is a	ediate va <12:0>. ⁻ C are loa lways a t	boundary boundary alue is Then the aded into wo-cycle		
Words:	1					
Cycles:	2					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read literal 'k'<7:0>	Execu	ute	NOP		
		Even				
Forced NOP	NOF	Exect	ite	NOP		
Forced NOP	GOTO THE	RE	ite	NOP		
Forced NOP Example: After Instruct	GOTO THEF	RE	ite	NOP		

NEG	W	Negate W							
Synt	ax:	[<i>label</i>] N	EGW	f,s					
Ope	rands:	0 ≤ F ≤ 25 s ∈ [0,1]	$\begin{array}{l} 0 \leq F \leq 255 \\ s \in \ [0,1] \end{array}$						
Ope	ration:	WREG + 1 WREG + 1	$\frac{\overline{WREG} + 1 \to (f);}{\overline{WREG} + 1 \to s}$						
Statu	us Affected:	OV, C, DC	OV, C, DC, Z						
Enco	oding:	0010	110s	ffff	ffff				
Desc	cription:	WREG is ne ment. If 's' is WREG and 's' is 1 the re memory loc	WREG is negated using two's comple- ment. If 's' is 0 the result is placed in WREG and data memory location 'f'. If 's' is 1 the result is placed only in data memory location 'f'.						
Word	ds:	1	1						
Cycl	es:	1							
QC	cle Activity:								
	Q1	Q2	Q3	3	Q4				
	Decode		_						
		Read register 'f'	Execu	ute re ar sp	Write gister 'f' id other becified egister				
Exar	nple:	Read register 'f' NEGW R	Execu EG,0	ute re ar sp	Write gister 'f' d other becified egister				
<u>Exar</u>	nple: Before Instru	Read register 'f' NEGW R	Exect EG,0	ute re ar sp ru	Write gister 'f' Id other becified egister				
<u>Exar</u>	nple: Before Instru WREG REG	Read register 'f' NEGW R Iction = 0011 1 = 1010 1	Exect EG,0 .010 [0x: .011 [0x/	ute re ar sp rd 3A], AB]	Write gister 'f' do other becified egister				
Exar	nple: Before Instru WREG REG After Instruct	Read register 'f' NEGW R Iction = 0011 1 = 1010 1 tion	Exect EG,0 .010 [0x: .011 [0x/	ute re ar sp ro 3A], AB]	Write gister 'f' id other becified egister				

NOF)	No Operation							
Synt	ax:	[label]	NOP						
Ope	rands:	None	None						
Operation:		No opera	No operation						
Status Affected:		None	None						
Encoding:		0000	0000	000	00	0000			
Description:		No operation.							
Wor	ds:	1	1						
Cycles:		1							
QC	vcle Activity:								
	Q1	Q2	Q	3		Q4			
	Decode	NOP	Exect	ute		NOP			

Example:

None.

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 17-12: MEMORY INTERFACE READ TIMING



Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tcy - 30	_	_	ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	5*	_	_	ns	
160	TadZ2oeL	AD<15:0> high impedance to $\overline{OE}\downarrow$	0*	_	—	ns	
161	ToeH2adD	OE↑ to AD<15:0> driven	0.25Tcy - 15	—	_	ns	
162	TadV2oeH	Data in valid before OE↑ (data setup time)	35	—	_	ns	
163	ToeH2adl	OE to data in invalid (data hold time)	0	_	_	ns	
164	TalH	ALE pulse width	—	0.25Tcy §	—	ns	
165	ToeL	OE pulse width	0.5Tcy - 35 §	_	_	ns	
166	TalH2alH	ALE↑ to ALE↑ (cycle time)	—	TCY §	—	ns	
167	Tacc	Address access time	—	_	0.75 Tcy-40	ns	
168	Тое	Output enable access time (OE low to Data Valid)	_		0.5 TCY - 60	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification guaranteed by design.

Applicable Devices 42 R42 42A 43 R43 44



FIGURE 19-3: CLKOUT AND I/O TIMING

TABLE 19-3:	CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Characteristic		Тур†	Max	Units	Conditions
10	TosH2ckL	OSC1↓ to CLKOUT	OSC1 \downarrow to CLKOUT \downarrow		15‡	30 ‡	ns	Note 1
11	TosH2ckH	OSC1↓ to CLKOUT	\uparrow	_	15‡	30 ‡	ns	Note 1
12	TckR	CLKOUT rise time		—	5‡	15 ‡	ns	Note 1
13	TckF	CLKOUT fall time		—	5‡	15 ‡	ns	Note 1
14	TckH2ioV	CLKOUT ↑ to Port out valid	PIC17CR42/42A/43/ R43/44	—	_	0.5TCY + 20 ‡	ns	Note 1
			PIC17LCR42/42A/43/ R43/44	_	—	0.5TCY + 50 ‡	ns	Note 1
15	TioV2ckH	Port in valid before CLKOUT↑	PIC17CR42/42A/43/ R43/44	0.25Tcy + 25 ‡	_		ns	Note 1
			PIC17LCR42/42A/43/ R43/44	0.25Tcy + 50 ‡	—	—	ns	Note 1
16	TckH2iol	Port in hold after CL	KOUT↑	0 ‡	—	_	ns	Note 1
17	TosH2ioV	OSC1↓ (Q1 cycle) t	o Port out valid	—	—	100 ‡	ns	
18	TosH2iol	OSC1↓ (Q2 cycle) t (I/O in hold time)	OSC1 \downarrow (Q2 cycle) to Port input invalid (I/O in hold time)		-	—	ns	
19	TioV2osH	Port input valid to O (I/O in setup time)	Port input valid to OSC1 \downarrow (I/O in setup time)		_	—	ns	
20	TioR	Port output rise time	9	—	10 ‡	35 ‡	ns	
21	TioF	Port output fall time		_	10 ‡	35 ‡	ns	
22	TinHL	INT pin high or low	time	25 *	—		ns	
23	TrbHL	RB7:RB0 change IN	IT high or low time	25 *	_		ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Measurements are taken in EC Mode where CLKOUT output is 4 x Tosc.

Applicable Devices 42 R42 42A 43 R43 44









Asynchronous Master Transmission	
	0
Asynchronous Reception	2
Back to Back Asynchronous Master Transmission9	0
Interrupt (INT, TMR0 Pins)2	6
PIC17C42 Capture 15	q
PIC17C42 CLKOLIT and I/O	6
	0
PIC17C42 Memory Interface Read	2
PIC1/C42 Memory Interface Write	1
PIC17C42 PWM Timing15	9
PIC17C42 RESET, Watchdog Timer, Oscillator	
Start-up Timer and Power-up Timer	7
PIC17C42 Timer0 Clock	8
PIC17C42 Timer1, Timer2 and Timer3 Clock	8
PIC17C42 USART Module Synchronous	Ŭ
Pocoivo 16	0
	0
PIC17C42 USART Module, Synchronous	_
I ransmission16	0
PIC17C43/44 Capture Timing18	8
PIC17C43/44 CLKOUT and I/O18	5
PIC17C43/44 External Clock18	4
PIC17C43/44 Memory Interface Read	1
PIC17C43/44 Memory Interface Write 19	0
DIC17C42/44 DWM Timing	0
	0
PIC17C43/44 RESET, Watchdog Timer, Oscillator	
Start-up Timer and Power-up Timer	6
PIC17C43/44 Timer0 Clock	7
PIC17C43/44 Timer1, Timer2 and Timer3 Clock 18	7
PIC17C43/44 USART Module Synchronous	
Receive 18	q
PIC17C/13//// LISART Module Synchronous	0
Transmission 10	^
	9
Synchronous Reception	5
Synchronous Transmission	4
Table Read	
	8
Table Write4	8 6
Table Write	8 6 9
Table Write	8 6 9 0
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1 TMR2 and TMR3 in External Clock Mode 7	8 6 9 0
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMP1 TMP2 and TMP3 in Timer Mode	8 6 9 0 1
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Write In Timer Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Write In Timer Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8	8 6 9 0 1
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10	8690015
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15	86900155
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 Timing Parameter Symbology 15	869001553
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 Timing Parameter Symbology 15 TLRD 44, 13	8690015539
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 Timing Parameter Symbology 15 TLRD 44, 13 TLWT 43, 14	86900155390
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 Timing Parameter Symbology 15 TLRD 44, 13 TLWT 43, 14 TMR0 43, 14	86900155390
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 Timing Parameter Symbology 15 TLRD 44, 13 TLWT 43, 14 TMR0 16-bit Read	869001553909
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 TIRD 44, 13 TLRD 44, 13 TLWT 43, 14 TMR0 6 16-bit Read 6 16-bit Write 6	86900155390 99
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 TIRD 44, 13 TLRD 44, 13 TLWT 43, 14 TMR0 16-bit Read 6 16-bit Write 6 Clock Timing 15	86900155390 998
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 TIRD 44, 13 TLRD 44, 13 TLWT 43, 14 TMR0 16-bit Read 6 16-bit Write 6 6 Clock Timing 15 Modulo 6	86900155390 998
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 TIRD 44, 13 TLRD 44, 13 TLWT 43, 14 TMR0 16-bit Read 6 16-bit Write 6 Clock Timing 15 Module 6	86900155390 99880
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 TLRD 44, 13 TLWT 43, 14 TMR0 16-bit Read 6 16-bit Write 6 Clock Timing 15 Module 6 Operation 6	86900155390 998888
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 TIRD 44, 13 TLRD 44, 13 TLWT 43, 14 TMR0 6 16-bit Read 6 16-bit Write 6 Clock Timing 15 Module 6 Operation 6 Overview 6	86900155390 998885
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 TIMRD 44, 13 TLRD 44, 13 TLWT 43, 14 TMR0 16-bit Read 6 16-bit Write 6 Clock Timing 15 Module 6 Operation 6 Overview 6 Prescaler Assignments 6	86900155390 9988859
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 Timing Parameter Symbology 15 TLRD 44, 13 TLWT 43, 14 TMR0 16-bit Read 6 16-bit Write 6 Clock Timing 15 Module 6 Operation 6 Overview 6 Prescaler Assignments 6 Read/Write Considerations 6	86900155390 99888599
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 Timing Parameter Symbology 15 TLRD 44, 13 TLWT 43, 14 TMR0 16-bit Read 6 16-bit Write 6 Clock Timing 15 Module 6 Operation 6 Overview 6 Prescaler Assignments 6 Read/Write Considerations 6 Read/Write in Timer Mode 7	86900155390 998885990
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 TIMRD 44, 13 TLRD 44, 13 TLWT 43, 14 TMR0 16-bit Read 6 16-bit Write 6 Clock Timing 15 Module 6 Operation 6 Prescaler Assignments 6 Read/Write Considerations 6 Read/Write in Timer Mode 7 Timing 68, 6	86900155390 9988859909
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 TIRD 44, 13 TLRD 44, 13 TLWT 43, 14 TMR0 16-bit Read 16-bit Read 6 16-bit Write 6 Clock Timing 15 Module 6 Operation 6 Prescaler Assignments 6 Read/Write Considerations 6 Read/Write in Timer Mode 7 Timing 68, 6	86900155390 99888599098
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 TLRD 44, 13 TLWT 43, 14 TMR0 6 16-bit Read 6 16-bit Write 6 Clock Timing 15 Module 6 Operation 6 Overview 6 Prescaler Assignments 6 Read/Write in Timer Mode 7 Timing 68, 6 TMR0 68, 6	86900155390 998885990984
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 TIMRD 44, 13 TLRD 44, 13 TLWT 43, 14 TMR0 16-bit Read 16-bit Write 6 Clock Timing 15 Module 6 Operation 6 Prescaler Assignments 6 Read/Write Considerations 6 Read/Write in Timer Mode 7 Timing 68, 6 TMR0 STATUS/Control Register (TOSTA) 3 TMR0H 3	86900155390 998885990984
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 TIMRD 44, 13 TLRD 44, 13 TLWT 43, 14 TMR0 16-bit Read 16-bit Read 6 16-bit Write 6 Clock Timing 15 Module 6 Operation 6 Overview 6 Prescaler Assignments 6 Read/Write Considerations 6 Read/Write in Timer Mode 7 Timing 68, 6 TMR0 STATUS/Control Register (TOSTA) 3 TMR0L 3	86900155390 9988859909844
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 Timing Parameter Symbology 15 TLRD 44, 13 TLWT 43, 14 TMR0 16-bit Read 6 16-bit Write 6 6 Clock Timing 15 15 Module 6 0 Operation 6 6 Overview 6 6 Prescaler Assignments 6 6 Read/Write Considerations 6 6 TIMR0 7 7 7 Timing 68, 6 6 6 TMR0 STATUS/Control Register (TOSTA) 3 7 TMR0L 3 7 3 TMR0L 3 7 3	86900155390 998885990984450
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 Timing Parameter Symbology 15 TLRD 44, 13 TLWT 43, 14 TMR0 16-bit Read 6 16-bit Read 6 Clock Timing 15 Module 6 Operation 6 Overview 6 Prescaler Assignments 6 Read/Write Considerations 6 Read/Write in Timer Mode 7 Timing 68, 6 TMR0 H 3 TMR0L 3 TMR0L 3 TMR0L 3 TMR0L 7 Timing 20, 3 8-bit Mode 7	86900155390 9988885990984453
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 Timing Parameter Symbology 15 TLRD 44, 13 TLWT 43, 14 TMR0 16-bit Read 16-bit Read 6 16-bit Write 6 Clock Timing 15 Module 6 Operation 6 Overview 6 Prescaler Assignments 6 Read/Write In Timer Mode 7 Timing 68, 6 TMR0 STATUS/Control Register (TOSTA) 3 TMR0L 3 TMR0L 3 TMR0L 7 External Clock Input 7	86900155390 99888859909844533
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 TIMRD 44, 13 TLRD 44, 13 TLWT 43, 14 TMR0 16-bit Read 16-bit Write 6 Clock Timing 15 Module 6 Operation 6 Prescaler Assignments 6 Read/Write Considerations 6 Read/Write in Timer Mode 7 Timing 68, 6 TMR0 STATUS/Control Register (TOSTA) 3 TMR0L 3 TMR0L 3 TMR0L 3 TMR0L 7 External Clock Input 7 Overview 6	86900155390 9988885990984453335
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 TIMR0 44, 13 TLRD 44, 13 TLWT 43, 14 TMR0 16-bit Read 6 16-bit Read 6 16-bit Write 6 Clock Timing 15 Module 6 Operation 6 Prescaler Assignments 6 Read/Write Considerations 6 Read/Write in Timer Mode 7 Timing 68, 6 TMR0 H 3 TMR0 H 3 <td>86900155390 9988885990984453351</td>	86900155390 9988885990984453351
Table Write 4 TMR0 68, 6 TMR0 Read/Write in Timer Mode 7 TMR1, TMR2, and TMR3 in External Clock Mode 8 TMR1, TMR2, and TMR3 in Timer Mode 8 Wake-Up from SLEEP 10 Timing Diagrams and Specifications 15 TIMR0 44, 13 TLRD 44, 13 TLWT 43, 14 TMR0 16-bit Read 16-bit Read 6 16-bit Write 6 Clock Timing 15 Module 6 Operation 6 Prescaler Assignments 6 Read/Write in Timer Mode 7 Timing 68, 6 TMR0 STATUS/Control Register (T0STA) 3 TMR0L 3 TMR0L 3 TMR0L 3 TMR0L 3 Timing 7 External Clock Input 7 External Clock Input 7 Coverview 6 Timer Mode 7 External Clock Input 7 <t< td=""><td>86900155390 99888859909844533510</td></t<>	86900155390 99888859909844533510

Using with PWM	
TMR1CS	71
TMR1IE	
TMR1IF	
TMR1ON	
TMR2	
8-bit Mode	
External Clock Input	73
In Timer Mode	81
Timing in External Clock Mode	80
Two 8-bit Timer/Counter Mode	73
Lising with PWM	
TMR2CS	
Dual Contural Desister Made	70
Example Reading From	
Example, Reading From	
Example, whing to	
External Clock Input	
One Capture and One Period Reg	gister wode
Reading/Writing	
I Iming in External Clock Mode	
IMR3CS	
IMR3H	
IMR3IE	
TMR3IF	
TMR3L	
TMR3ON	
ΤΟ	
Transmit Status and Control Register .	83
TRMT	83
TSTFSZ	140
Turning on 16-bit Timer	74
ТХ9	83
TX9d	83
TXEN	83
TXIE	
TXIF	
TXREG	. 19, 34, 89, 93, 97, 98
TXSTA	19, 34, 92, 96, 98

U

Upward Compatibility	5
Asynchronous Master Transmission	90
Asynchronous Mode	89
Asynchronous Receive	91
Asynchronous Transmitter	89
Baud Rate Generator	86
Synchronous Master Mode	93
Synchronous Master Reception	95
Synchronous Master Transmission	93
Synchronous Slave Mode	97
Synchronous Slave Transmit	97

W

Wake-up from SLEEP	105
Nake-up from SLEEP Through Interrupt	105
Natchdog Timer	103