



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	8KB (4K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c43-33i-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 OVERVIEW

This data sheet covers the PIC17C4X group of the PIC17CXX family of microcontrollers. The following devices are discussed in this data sheet:

- PIC17C42
- PIC17CR42
- PIC17C42A
- PIC17C43
- PIC17CR43
- PIC17C44

The PIC17CR42, PIC17C42A, PIC17C43, PIC17CR43, and PIC17C44 devices include architectural enhancements over the PIC17C42. These enhancements will be discussed throughout this data sheet.

The PIC17C4X devices are 40/44-Pin, EPROM/ROM-based members of the versatile PIC17CXX family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers.

All PIC16/17 microcontrollers employ an advanced RISC architecture. The PIC17CXX has enhanced core features, 16-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 16-bit wide instruction word with a separate 8-bit wide data. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 55 instructions (reduced instruction set) are available in the PIC17C42 and 58 instructions in all the other devices. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance. For mathematical intensive applications all devices, except the PIC17C42, have a single cycle 8 x 8 Hardware Multiplier.

PIC17CXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

PIC17C4X devices have up to 454 bytes of RAM and 33 I/O pins. In addition, the PIC17C4X adds several peripheral features useful in many high performance applications including:

- · Four timer/counters
- Two capture inputs
- Two PWM outputs
- A Universal Synchronous Asynchronous Receiver Transmitter (USART)

These special features reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LF oscillator is for low frequency crystals and minimizes power consumption, XT is a standard crystal, and the EC is for external clock input. The SLEEP (power-down) mode offers additional power saving. The user can wake-up the chip from SLEEP through several external and internal interrupts and device resets.

There are four configuration options for the device operational modes:

- Microprocessor
- Microcontroller
- Extended microcontroller
- Protected microcontroller

The microprocessor and extended microcontroller modes allow up to 64K-words of external program memory.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software malfunction.

Table 1-1 lists the features of the PIC17C4X devices.

A UV-erasable CERDIP-packaged version is ideal for code development while the cost-effective One-Time Programmable (OTP) version is suitable for production in any volume.

The PIC17C4X fits perfectly in applications ranging from precise motor control and industrial process control to automotive, instrumentation, and telecom applications. Other applications that require extremely fast execution of complex software programs or the flexibility of programming the software code as one of the last steps of the manufacturing process would also be well suited. The EPROM technology makes customization of application programs (with unique security codes, combinations, model numbers, parameter storage, etc.) fast and convenient. Small footprint package options make the PIC17C4X ideal for applications with space limitations that require high performance. High speed execution, powerful peripheral features, flexible I/O, and low power consumption all at low cost make the PIC17C4X ideal for a wide range of embedded control applications.

1.1 Family and Upward Compatibility

Those users familiar with the PIC16C5X and PIC16CXX families of microcontrollers will see the architectural enhancements that have been implemented. These enhancements allow the device to be more efficient in software and hardware requirements. Please refer to Appendix A for a detailed list of enhancements and modifications. Code written for PIC16C5X or PIC16CXX can be easily ported to PIC17CXX family of devices (Appendix B).

1.2 Development Support

The PIC17CXX family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a universal programmer, a "C" compiler, and fuzzy logic support tools.

^{© 1996} Microchip Technology Inc.

4.0 RESET

The PIC17CXX differentiates between various kinds of reset:

- Power-on Reset (POR)
- MCLR reset during normal operation
- WDT Reset (normal operation)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are forced to a "reset state" on Power-on Reset (POR), on $\overline{\text{MCLR}}$ or WDT Reset and on $\overline{\text{MCLR}}$ reset during SLEEP. They are not affected by a WDT Reset during SLEEP, since this reset is viewed as the resumption of normal operation. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are set or cleared differently in different reset situations as indicated in Table 4-3. These bits are used in software to determine the nature of reset. See Table 4-4 for a full description of reset states of all registers.

Note: While the device is in a reset state, the internal phase clock is held in the Q1 state. Any processor mode that allows external execution will force the RE0/ALE pin as a low output and the RE1/OE and RE2/WR pins as high outputs.

A simplified block diagram of the on-chip reset circuit is shown in Figure 4-1.

4.1 <u>Power-on Reset (POR), Power-up</u> <u>Timer (PWRT), and Oscillator Start-up</u> <u>Timer (OST)</u>

4.1.1 POWER-ON RESET (POR)

The Power-on Reset circuit holds the device in reset until VDD is above the trip point (in the range of 1.4V -2.3V). The PIC17C42 does not produce an internal reset when VDD declines. All other devices will produce an internal reset for both rising and falling VDD. To take advantage of the POR, just tie the MCLR/VPP pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A minimum rise time for VDD is required. See Electrical Specifications for details.

4.1.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 96 ms time-out (nominal) on power-up. This occurs from rising edge of the POR signal and after the first rising edge of $\overline{\text{MCLR}}$ (detected high). The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. In most cases the PWRT delay allows the VDD to rise to an acceptable level.

The power-up time delay will vary from chip to chip and to VDD and temperature. See DC parameters for details.



FIGURE 4-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

© 1996 Microchip Technology Inc.

4.1.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (1024Tosc) delay after $\overline{\text{MCLR}}$ is detected high or a wake-up from SLEEP event occurs.

The OST time-out is invoked only for XT and LF oscillator modes on a Power-on Reset or a Wake-up from SLEEP.

The OST counts the oscillator pulses on the OSC1/CLKIN pin. The counter only starts incrementing after the amplitude of the signal reaches the oscillator input thresholds. This delay allows the crystal oscillator or resonator to stabilize before the device exits reset. The length of time-out is a function of the crystal/resonator frequency.

4.1.4 TIME-OUT SEQUENCE

On power-up the time-out sequence is as follows: First the internal POR signal goes high when the POR trip point is reached. If MCLR is high, then both the OST and PWRT timers start. In general the PWRT time-out is longer, except with low frequency crystals/resonators. The total time-out also varies based on oscillator configuration. Table 4-1 shows the times that are associated with the oscillator configuration. Figure 4-2 and Figure 4-3 display these time-out sequences.

If the device voltage is not within electrical specification at the end of a time-out, the $\overline{\text{MCLR}}/\text{VPP}$ pin must be held low until the voltage is within the device specification. The use of an external RC delay is sufficient for many of these applications.

TABLE 4-1:TIME-OUT IN VARIOUSSITUATIONS

Oscillator Configuration	Power-up	Wake up from SLEEP	MCLR Reset
XT, LF	Greater of: 96 ms or 1024Tosc	1024Tosc	—
EC, RC	Greater of: 96 ms or 1024Tosc	_	—

The time-out sequence begins from the first rising edge of $\overline{\text{MCLR}}$.

Table 4-3 shows the reset conditions for some special registers, while Table 4-4 shows the initialization conditions for all the registers. The shaded registers (in Table 4-4) are for all devices except the PIC17C42. In the PIC17C42, the PRODH and PRODL registers are general purpose RAM.

TABLE 4-2:STATUS BITS AND THEIR
SIGNIFICANCE

TO	PD	Event
1	1	Power-on Reset, MCLR Reset during normal operation, or CLRWDT instruction executed
1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP
0	1	WDT Reset during normal operation
0	0	WDT Reset during SLEEP

In Figure 4-2, Figure 4-3 and Figure 4-4, TPWRT > TOST, as would be the case in higher frequency crystals. For lower frequency crystals, (i.e., 32 kHz) TOST would be greater.

TABLE 4-3: RESET CONDITION FOR THE PROGRAM COUNTER AND THE CPUSTA REGISTER

Event	PCH:PCL	CPUSTA	OST Active	
Power-on Reset		0000h	11 11	Yes
MCLR Reset during normal ope	ration	0000h	11 11	No
MCLR Reset during SLEEP		0000h	11 10	Yes (2)
WDT Reset during normal opera	ation	0000h	11 01	No
WDT Reset during SLEEP (3)		0000h	11 00	Yes (2)
Interrupt wake-up from SLEEP	GLINTD is set	PC + 1	11 10	Yes (2)
	GLINTD is clear	PC + 1 ⁽¹⁾	10 10	Yes (2)

Legend: u = unchanged, x = unknown, - = unimplemented read as '0'.

Note 1: On wake-up, this instruction is executed. The instruction at the appropriate interrupt vector is fetched and then executed.

2: The OST is only active when the Oscillator is configured for XT or LF modes.

3: The Program Counter = 0, that is the device branches to the reset vector. This is different from the mid-range devices.

FIGURE 4-5: OSCILLATOR START-UPTIME



FIGURE 4-6: USING ON-CHIP POR



FIGURE 4-7: BROWN-OUT PROTECTION CIRCUIT 1



FIGURE 4-8: PIC17C42 EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: An external Power-on Reset circuit is required only if VDD power-up time is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: R < 40 k Ω is recommended to ensure that the voltage drop across R does not exceed 0.2V (max. leakage current spec. on the \overline{MCLR}/VPP pin is 5 μ A). A larger voltage drop will degrade VIH level on the \overline{MCLR}/VPP pin.
 - 3: $R1 = 100\Omega$ to 1 k Ω will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or (Electrical Overstress) EOS.

FIGURE 4-9: BROWN-OUT PROTECTION CIRCUIT 2



This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

5.3 <u>Peripheral Interrupt Request Register</u> (PIR)

This register contains the individual flag bits for the peripheral interrupts.

Note: These bits will be set by the specified condition, even if the corresponding interrupt enable bit is cleared (interrupt disabled), or the GLINTD bit is set (all interrupts disabled). Before enabling an interrupt, the user may wish to clear the interrupt flag to ensure that the program does not immediately branch to the peripheral interrupt service routine.

FIGURE 5-4: PIR REGISTER (ADDRESS: 16h, BANK 1)

R/W - 0 RBIF bit7	0 R/W - 0 R/W - 0 R/W - 0 R - 1 R - 0 TMR3IF TMR2IF TMR1IF CA2IF CA1IF TXIF RCIF bit0 bit0 bit0 bit0 bit0 bit0										
bit 7:	 RBIF: PORTB Interrupt on Change Flag bit 1 = One of the PORTB inputs changed (Software must end the mismatch condition) 0 = None of the PORTB inputs have changed 										
bit 6:	TMR3IF: Timer3 Interrupt Flag bit If Capture1 is enabled (CA1/PR3 = 1) 1 = Timer3 overflowed 0 = Timer3 did not overflow										
	If Capture1 is disabled (CA1/ PR3 = 0) 1 = Timer3 value has rolled over to 0000h from equalling the period register (PR3H:PR3L) value 0 = Timer3 value has not rolled over to 0000h from equalling the period register (PR3H:PR3L) value										
bit 5:	TMR2IF : Timer2 Interrupt Flag bit 1 = Timer2 value has rolled over to 0000h from equalling the period register (PR2) value 0 = Timer2 value has not rolled over to 0000h from equalling the period register (PR2) value										
bit 4:	TMR1IF : Timer1 Interrupt Flag bit If Timer1 is in 8-bit mode (T16 = 0) 1 = Timer1 value has rolled over to 0000h from equalling the period register (PR) value 0 = Timer1 value has not rolled over to 0000h from equalling the period register (PR2) value										
	If Timer1 is in 16-bit mode (T16 = 1) 1 = TMR1:TMR2 value has rolled over to 0000h from equalling the period register (PR1:PR2) value 0 = TMR1:TMR2 value has not rolled over to 0000h from equalling the period register (PR1:PR2) value										
bit 3:	CA2IF : Capture2 Interrupt Flag bit 1 = Capture event occurred on RB1/CAP2 pin 0 = Capture event did not occur on RB1/CAP2 pin										
bit 2:	CA1IF : Capture1 Interrupt Flag bit 1 = Capture event occurred on RB0/CAP1 pin 0 = Capture event did not occur on RB0/CAP1 pin										
bit 1:	TXIF : USART Transmit Interrupt Flag bit 1 = Transmit buffer is empty 0 = Transmit buffer is full										
bit 0:	RCIF : USART Receive Interrupt Flag bit 1 = Receive buffer is full 0 = Receive buffer is empty										

6.7 Program Counter Module

The Program Counter (PC) is a 16-bit register. PCL, the low byte of the PC, is mapped in the data memory. PCL is readable and writable just as is any other register. PCH is the high byte of the PC and is not directly addressable. Since PCH is not mapped in data or program memory, an 8-bit register PCLATH (PC high latch) is used as a holding latch for the high byte of the PC. PCLATH is mapped into data memory. The user can read or write PCH through PCLATH.

The 16-bit wide PC is incremented after each instruction fetch during Q1 unless:

- Modified by GOTO, CALL, LCALL, RETURN, RETLW, or RETFIE instruction
- · Modified by an interrupt response
- Due to destination write to PCL by an instruction

"Skips" are equivalent to a forced NOP cycle at the skipped address.

Figure 6-11 and Figure 6-12 show the operation of the program counter for various situations.

FIGURE 6-11: PROGRAM COUNTER OPERATION



FIGURE 6-12: PROGRAM COUNTER USING THE CALL AND GOTO INSTRUCTIONS



Using Figure 6-11, the operations of the PC and PCLATH for different instructions are as follows:

- a) <u>LCALL instructions</u>: An 8-bit destination address is provided in the instruction (opcode). PCLATH is unchanged. PCLATH → PCH Opcode<7:0> → PCL
- b) Read instructions on PCL: Any instruction that reads PCL. PCL \rightarrow data bus \rightarrow ALU or destination PCH \rightarrow PCLATH
- c) <u>Write instructions on PCL</u>: Any instruction that writes to PCL. 8-bit data \rightarrow data bus \rightarrow PCL PCLATH \rightarrow PCH
- d) <u>Read-Modify-Write instructions on PCL:</u> Any instruction that does a read-write-modify operation on PCL, such as ADDWF PCL. Read: PCL → data bus → ALU Write: 8-bit result → data bus → PCL
 - $\mathsf{PCLATH} \to \mathsf{PCH}$
- e) <u>RETURN instruction:</u> PCH \rightarrow PCLATH Stack<MRU> \rightarrow PC<15:0>

Using Figure 6-12, the operation of the PC and PCLATH for GOTO and CALL instructions is a follows:

CALL, GOTO instructions: A 13-bit destination address is provided in the instruction (opcode). Opcode<12:0> \rightarrow PC <12:0>

 $PC<15:13> \rightarrow PCLATH<7:5>$

Opcode<12:8> \rightarrow PCLATH <4:0>

The read-modify-write only affects the PCL with the result. PCH is loaded with the value in the PCLATH. For example, ADDWF PCL will result in a jump within the current page. If PC = 03F0h, WREG = 30h and PCLATH = 03h before instruction, PC = 0320h after the instruction. To accomplish a true 16-bit computed jump, the user needs to compute the 16-bit destination address, write the high byte to PCLATH and then write the low value to PCL.

The following PC related operations do not change PCLATH:

- a) LCALL, RETLW, and RETFIE instructions.
- b) Interrupt vector is forced onto the PC.
- c) Read-modify-write instructions on PCL (e.g.BSF PCL).

6.8 Bank Select Register (BSR)

The BSR is used to switch between banks in the data memory area (Figure 6-13). In the PIC17C42, PIC17CR42, and PIC17C42A only the lower nibble is implemented. While in the PIC17C43, PIC17CR43, and PIC17C44 devices, the entire byte is implemented. The lower nibble is used to select the peripheral register bank. The upper nibble is used to select the general purpose memory bank.

All the Special Function Registers (SFRs) are mapped into the data memory space. In order to accommodate the large number of registers, a banking scheme has been used. A segment of the SFRs, from address 10h to address 17h, is banked. The lower nibble of the bank select register (BSR) selects the currently active "peripheral bank." Effort has been made to group the peripheral registers of related functionality in one bank. However, it will still be necessary to switch from bank to bank in order to address all peripherals related to a single task. To assist this, a MOVLB bank instruction is in the instruction set. For the PIC17C43, PIC17CR43, and PIC17C44 devices, the need for a large general purpose memory space dictated a general purpose RAM banking scheme. The upper nibble of the BSR selects the currently active general purpose RAM bank. To assist this, a MOVLR bank instruction has been provided in the instruction set.

If the currently selected bank is not implemented (such as Bank 13), any read will read all '0's. Any write is completed to the bit bucket and the ALU status bits will be set/cleared as appropriate.

Note: Registers in Bank 15 in the Special Function Register area, are reserved for Microchip use. Reading of registers in this bank may cause random values to be read.



FIGURE 6-13: BSR OPERATION (PIC17C43/R43/44)

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in 4 registers RES3:RES0.

EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

=

- ARG1H:ARG1L * ARG2H:ARG2L RES3:RES0 =
 - (ARG1H * ARG2H * 2¹⁶) +

(ARG1H * ARG2L * 2⁸) +

(ARG1L * ARG2H * 2⁸) (ARG1L * ARG2L)

+

EXAMPLE 8-3: 16 x 16 MULTIPLY ROUTINE

	MOVFP	ARG1L, WREG		
	MULWF	ARG2L	;	ARG1L * ARG2L ->
			;	PRODH:PRODL
	MOVPF	PRODH, RES1	;	
	MOVPF	PRODL, RESO	;	
;				
	MOVFP	ARG1H, WREG		
	MULWF	ARG2H	;	ARG1H * ARG2H ->
			;	PRODH:PRODL
	MOVPF	PRODH, RES3	;	
	MOVPF	PRODL, RES2	;	
;				
	MOVFP	ARG1L, WREG		
	MULWF	ARG2H	;	ARG1L * ARG2H ->
			;	PRODH:PRODL
	MOVFP	PRODL, WREG	;	
	ADDWF	RES1, F	;	Add cross
	MOVFP	PRODH, WREG	;	products
	ADDWFC	RES2, F	;	
		WIDEG E		
	CLRF	WREG, F	;	
	CLRF ADDWFC	RES3, F	; ;	
;	CLRF ADDWFC	RES3, F	; ;	
;	CLRF ADDWFC MOVFP	RES3, F ARG1H, WREG	; ; ;	
;	CLRF ADDWFC MOVFP MULWF	WREG, F RES3, F ARG1H, WREG ARG2L	; ; ; ;	ARG1H * ARG2L ->
;	CLRF ADDWFC MOVFP MULWF	RES3, F RES3, F ARG1H, WREG ARG2L	;;;;;;	ARG1H * ARG2L -> PRODH:PRODL
;	CLRF ADDWFC MOVFP MULWF	WREG, F RES3, F ARG1H, WREG ARG2L	;;;;;	ARG1H * ARG2L -> PRODH:PRODL
;	CLRF ADDWFC MOVFP MULWF MOVFP	WREG, F RES3, F ARG1H, WREG ARG2L PRODL, WREG	;;;;;;;	ARG1H * ARG2L -> PRODH:PRODL
;	CLRF ADDWFC MOVFP MULWF MOVFP ADDWF	WREG, F RES3, F ARG1H, WREG ARG2L PRODL, WREG RES1, F	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	ARG1H * ARG2L -> PRODH:PRODL Add cross
;	CLRF ADDWFC MOVFP MULWF MOVFP ADDWF MOVFP	WREG, F RES3, F ARG1H, WREG ARG2L PRODL, WREG RES1, F PRODH, WREG	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	ARG1H * ARG2L -> PRODH:PRODL Add cross products
;	CLRF ADDWFC MOVFP MULWF MOVFP ADDWF MOVFP ADDWFC	WREG, F RES3, F ARG1H, WREG ARG2L PRODL, WREG RES1, F PRODH, WREG RES2, F	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	ARG1H * ARG2L -> PRODH:PRODL Add cross products
;	CLRF ADDWFC MOVFP MULWF MOVFP ADDWF MOVFP ADDWFC CLRF	WREG, F RES3, F ARG1H, WREG ARG2L PRODL, WREG RES1, F PRODH, WREG RES2, F WREG, F	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	ARG1H * ARG2L -> PRODH:PRODL Add cross products



FIGURE 12-10: TMR1, TMR2, AND TMR3 OPERATION IN TIMER MODE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
10h, Bank 2	TMR1	Timer1 re	gister							xxxx xxxx	uuuu uuuu
11h, Bank 2	TMR2	Timer2 re	gister							xxxx xxxx	uuuu uuuu
12h, Bank 2	TMR3L	TMR3 reg	ister; low by	⁄te						xxxx xxxx	uuuu uuuu
13h, Bank 2	TMR3H	TMR3 reg	ister; high b	yte						xxxx xxxx	uuuu uuuu
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	—	-	STKAV	GLINTD	TO	PD	—	—	11 11	11 qq
14h, Bank 2	PR1	Timer1 pe	riod registe	r		•				xxxx xxxx	uuuu uuuu
15h, Bank 2	PR2	Timer2 pe	riod registe	r						xxxx xxxx	uuuu uuuu
16h, Bank 2	PR3L/CA1L	Timer3 pe	riod/capture	e1 register; l	ow byte					xxxx xxxx	uuuu uuuu
17h, Bank 2	PR3H/CA1H	Timer3 pe	riod/capture	e1 register; l	high byte					xxxx xxxx	uuuu uuuu
10h, Bank 3	PW1DCL	DC1	DC0	—	_	—	—	—	—	xx	uu
11h, Bank 3	PW2DCL	DC1	DC0	TM2PW2	_	—	—	—	—	xx0	uu0
12h, Bank 3	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
13h, Bank 3	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
14h, Bank 3	CA2L	Capture2	low byte							xxxx xxxx	uuuu uuuu
15h, Bank 3	CA2H	Capture2	high byte							xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q - value depends on condition, shaded cells are not used by TMR1, TMR2 or TMR3.

Note 1: Other (non power-up) resets include: external reset through MCLR and WDT Timer Reset.

13.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART) MODULE

The USART module is a serial I/O module. The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs etc. The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

The SPEN (RCSTA<7>) bit has to be set in order to configure RA4 and RA5 as the Serial Communication Interface.

The USART module will control the direction of the RA4/RX/DT and RA5/TX/CK pins, depending on the states of the USART configuration bits in the RCSTA and TXSTA registers. The bits that control I/O direction are:

- SPEN
- TXEN
- SREN
- CREN
- CSRC

The Transmit Status And Control Register is shown in Figure 13-1, while the Receive Status And Control Register is shown in Figure 13-2.

P/M - 0	P/M - 0	P/M - 0	P/M - 0	11 - 0	11 - 0	P - 1	P/// - v	
CSRC	TX9	TXEN	SYNC			TRMT	TX9D	R = Readable bit
bit7							bit0	W = Writable bit -n = Value at POR reset (x = unknown)
bit 7:	CSRC : C Synchron 1 = Maste 0 = Slave <u>Asynchro</u> Don't care	lock Source ous mode r Mode (Clo mode (Clo nous mod e	ce Select t <u>:</u> lock gene ock from e <u>e</u> :	bit rated inter xternal so	nally from E urce)	BRG)		
bit 6:	TX9 : 9-bit 1 = Select 0 = Select	Transmit ts 9-bit tra ts 8-bit tra	Enable bit nsmission nsmission					
bit 5:	TXEN : Tra 1 = Transr 0 = Transr SREN/CF	ansmit Ena mit enable mit disable REN overri	able bit d d des TXEN	in SYNC	mode			
bit 4:	SYNC: US (Synchror 1 = Synch 0 = Async	SART moo nous/Asyn nronous m chronous n	le Select b chronous) ode node	vit				
bit 3-2:	Unimpler	nented: R	ead as '0'					
bit 1:	TRMT : Tra 1 = TSR e 0 = TSR f	ansmit Shi empty ull	ft Register	[·] (TSR) Er	npty bit			
bit 0:	TX9D : 9th	h bit of trar	nsmit data	(can be u	sed to calcu	lated the	parity in sof	ftware)

FIGURE 13-1: TXSTA REGISTER (ADDRESS: 15h, BANK 0)

© 1996 Microchip Technology Inc.

13.3 USART Synchronous Master Mode

In Master Synchronous mode, the data is transmitted in a half-duplex manner; i.e. transmission and reception do not occur at the same time: when transmitting data, the reception is inhibited and vice versa. The synchronous mode is entered by setting the SYNC (TXSTA<4>) bit. In addition, the SPEN (RCSTA<7>) bit is set in order to configure the RA5 and RA4 I/O ports to CK (clock) and DT (data) lines respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting the CSRC (TXSTA<7>) bit.

13.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 13-3. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer TXREG. TXREG is loaded with data in software. The TSR is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cycle), TXREG is empty and the TXIF (PIR<1>) bit is set. This interrupt can be enabled/disabled by setting/clearing the TXIE bit (PIE<1>). TXIF will be set regardless of the state of bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of TXREG, TRMT (TXSTA<1>) shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty. The TSR is not mapped in data memory, so it is not available to the user.

Transmission is enabled by setting the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the RA5/TX/CK pin. Data out is stable around the falling edge of the synchronous clock (Figure 13-10). The transmission can also be started by first loading TXREG and then setting TXEN. This is advantageous when slow baud rates are selected, since BRG is kept in RESET when the TXEN, CREN, and SREN bits are clear. Setting the TXEN bit will start the BRG, creating a shift clock immediately. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to the TSR, resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The RA4/RX/DT and RA5/TX/CK pins will revert to hi-impedance. If either CREN or SREN are set during a transmission, the transmission is aborted and the

RA4/RX/DT pin reverts to a hi-impedance state (for a reception). The RA5/TX/CK pin will remain an output if the CSRC bit is set (internal clock). The transmitter logic is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear the TXEN bit. If the SREN bit is set (to interrupt an ongoing transmission and receive a single word), then after the single word is received, SREN will be cleared and the serial port will revert back to transmitting, since the TXEN bit is still set. The DT line will immediately switch from hi-impedance receive mode to transmit and start driving. To avoid this, TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty). If the TSR was empty and TXREG was written before writing the "new" TX9D, the "present" value of TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (see Baud Rate Generator Section for details).
- 2. Enable the synchronous master serial port by setting the SYNC, SPEN, and CSRC bits.
- 3. Ensure that the CREN and SREN bits are clear (these bits override transmission when set).
- 4. If interrupts are desired, then set the TXIE bit (the GLINTD bit must be clear and the PEIE bit must be set).
- 5. If 9-bit transmission is desired, then set the TX9 bit.
- 6. Start transmission by loading data to the TXREG register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 8. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner then doing these two events in the reverse order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is re-enabled.

14.4 Power-down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction. This clears the Watchdog Timer and postscaler (if enabled). The \overrightarrow{PD} bit is cleared and the \overrightarrow{TO} bit is set (in the CPUSTA register). In SLEEP mode, the oscillator driver is turned off. The I/O ports maintain their status (driving high, low, or hi-impedance).

The $\overline{\text{MCLR}}/\text{VPP}$ pin must be at a logic high level (VIHMC). A WDT time-out RESET does not drive the $\overline{\text{MCLR}}/\text{VPP}$ pin low.

14.4.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- A POR reset
- External reset input on MCLR/VPP pin
- WDT Reset (if WDT was enabled)
- Interrupt from RA0/INT pin, RB port change, T0CKI interrupt, or some Peripheral Interrupts

The following peripheral interrupts can wake-up from SLEEP:

- · Capture1 interrupt
- Capture2 interrupt
- USART synchronous slave transmit interrupt
- · USART synchronous slave receive interrupt

Other peripherals can not generate interrupts since during SLEEP, no on-chip Q clocks are present.

Any reset event will cause a device reset. Any interrupt event is considered a continuation of program execution. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the CPUSTA register can be used to determine the cause of device reset. The

 \overline{PD} bit, which is set on power-up, is cleared when SLEEP is invoked. The \overline{TO} bit is cleared if WDT time-out occurred (and caused wake-up).

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GLINTD bit. If the GLINTD bit is set (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GLINTD bit is clear (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt vector address. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

Note: If the global interrupts are disabled (GLINTD is set), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake-up from sleep. The TO bit is set, and the PD bit is cleared.

The WDT is cleared when the device wake from SLEEP, regardless of the source of wake-up.

14.4.1.1 WAKE-UP DELAY

When the oscillator type is configured in XT or LF mode, the Oscillator Start-up Timer (OST) is activated on wake-up. The OST will keep the device in reset for 1024Tosc. This needs to be taken into account when considering the interrupt response time when coming out of SLEEP.

FIGURE 14-9: WAKE-UP FROM SLEEP THROUGH INTERRUPT

	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2	Q3 Q4	Q1 Q2	Q3 Q4	Q1 Q2 Q3 Q4
OSC1						$\frown \frown \frown$	
CLKOUT(4)		/		lost(2)	\/ \/		
INT					I I		
(RA0/INT pin)	ı ı		: (1		<u>1 </u>
INTF flag			<u>`</u>		I		Interrupt Latency (2)
GLINTD bit	1 11		· ·		I		·
	i i		Processor		1		1 I
INSTRUCTION	FLOW		in SLEEP		1 1		I I I I
PC	C PC	PC+1		+2	× 0004	h	× <u>0005h</u>
Instruction (fetched	Inst (PC) = SLEEP	Inst (PC+1)			Inst (PC	+2)	
Instruction {	Inst (PC-1)	SLEEP			Inst (PC	+1)	Dummy Cycle
Note 1: XT or LF o 2: Tost = 102 3: When GLII 4: CLKOUT is	scillator mode assume 4Tosc (drawing not to s NTD = 0 processor jum s not available in these	d. scale). This delay will ops to interrupt routin osc modes, but show	not be there e after wake wn here for ti	for RC osc -up. If GLIN	c mode. ITD = 1, exec ence.	ution will	continue in line.

15.2 <u>Q Cycle Activity</u>

Each instruction cycle (Tcy) is comprised of four Q cycles (Q1-Q4). The Q cycles provide the timing/designation for the Decode, Read, Execute, Write etc., of each instruction cycle. The following diagram shows the relationship of the Q cycles to the instruction cycle.

The 4 Q cycles that make up an instruction cycle (Tcy) can be generalized as:

- Q1: Instruction Decode Cycle or forced NOP
- Q2: Instruction Read Cycle or NOP
- Q3: Instruction Execute
- Q4: Instruction Write Cycle or NOP

Each instruction will show the detailed Q cycle operation for the instruction.

FIGURE 15-2: Q CYCLE ACTIVITY



ADD	DLW	ADD Lite	eral to W	REG				
Synt	ax:	[label] A	ADDLW	k				
Ope	rands:	$0 \le k \le 255$						
Ope	ration:	(WREG)	+ k \rightarrow (V	VREG	i)			
State	us Affected:	OV, C, D0	C, Z					
Enco	oding:	1011	0001	kkk	k	kkkk		
Des	cription:	The conter 8-bit literal WREG.	nts of WR	EG are e resu	e ado Ilt is	ded to the placed in		
Wor	ds:	1	1					
Cycl	es:	1						
QC	vcle Activity:							
	Q1	Q2	Q3	3		Q4		
	Decode	Read literal 'k'	Exect	ute	V V	Vrite to VREG		
<u>Exa</u>	mple:	ADDLW	0x15					
	Before Instrue WREG =	ction 0x10						

ADD	WF	A	DD WR	EG to f			
Synta	ax:	[<i>l</i> á	abel]A	DDWF	f,d		
Oper	ands:	0 ≤ d ∉	≤ f ≤ 25 ≡ [0,1]	5			
Oper	ation:	(W	/REG)	+ (f) \rightarrow (dest)		
Statu	is Affected:	O\	/, C, D0	C, Z			
Enco	oding:		0000	111d	fff	f	ffff
Desc	ription:	Ad res res	d WREC sult is sto sult is sto	G to regis pred in W pred back	ter 'f'. I REG. in reg	f 'd' If 'd' jiste	is 0 the is 1 the r 'f'.
Word	ls:	1					
Cycle	es:	1					
Q Cy	cle Activity:						
	Q1		Q2	Q	3	Q4	
	Decode	F reg	Read ister 'f'	Exec	ute	V de:	Vrite to stination
<u>Exan</u>	nple:	AD	DWF	REG,	0		
I	Before Instru WREG REG	ictior = =	0x17 0xC2				
,	After Instruct WREG REG	ion = =	0xD9 0xC2				

After Instruction WREG = 0x25

BSF	:	Bit Set f						
Synt	ax:	[label] E	BSF f,b)				
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 25 \\ 0 \leq b \leq 7 \end{array}$	$0 \le f \le 255$ $0 \le b \le 7$					
Ope	ration:	$1 \rightarrow (f < b >$	•)					
State	us Affected:	None						
Enco	oding:	1000	0bbb	fff	f	ffff		
Des	cription:	Bit 'b' in re	gister 'f' is	s set.				
Wor	ds:	1						
Cycl	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q	3		Q4		
	Decode	Read register 'f'	Exect	ute	re	Write gister 'f'		
Example: BSF FLAG_REG, 7								
Before Instruction FLAG_REG= 0x0A								
	After Instruct FLAG_R	tion EG= 0x8A						

BTFSC	Bit Test, s	kip if Cle	ear				
Syntax:	[<i>label</i>] B	TFSC f,I	b				
Operands:	$0 \le f \le 255$ $0 \le b \le 7$	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \end{array}$					
Operation:	skip if (f <b< td=""><td colspan="6">skip if (f) = 0</td></b<>	skip if (f) = 0					
Status Affected:	None						
Encoding:	1001	1bbb	ffff	ffff			
Description:	If bit 'b' in r instruction i	egister 'f' i s skipped.	s 0 then th	e next			
	If bit 'b' is 0 fetched dur cution is dis cuted instea instruction.	then the n ing the cur scarded, ar ad, making	ext instruction rent instruction nd a NOP is this a two	tion ction exe- s exe- o-cycle			
Words:	1						
Cycles:	1(2)						
Q Cycle Activity	:						
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Execu	ite	NOP			
lf skip:			•				
Q1	Q2	Q3		Q4			
Forced NO	P NOP	Execu	ite	NOP			
Example:	HERE E FALSE : TRUE :	STFSC	FLAG,1				
Before Instruction							
PC	= ad	dress (HE	RE)				
After Instru If FLAG PC	ction <1> = 0; ; = ad	dress (TR	UE)				
If FLAG	<1> = 1;		>				
PC	, = ad	aress (FA	LSE)				

SUBWF	Subtract	WREG fr	om f	
Syntax:	[label]	SUBWF f	,d	
Operands:	0 ≤ f ≤ 25 d ∈ [0,1]	5		
Operation:	(f) – (W)	\rightarrow (dest)		
Status Affected:	OV, C, D	C, Z		
Encoding:	0000	010d d	Efff	ffff
Description:	Subtract V compleme result is st result is st	VREG from ent method). ored in WRI ored back in	registe If 'd' is EG. If 'd n regist	r 'f' (2's 0 the d' is 1 the er 'f'.
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read	Execute	V	Vrite to stination
		PECI 1	u	Sunation
<u>Example 1</u> .	SUBWE	REGI, I		
REG1 WREG C After Instruction	= 3 = 2 = ? on			
REG1 WREG C Z	= 1 = 2 = 1 ; = 0	result is pos	sitive	
Example 2:				
Before Instruct REG1 WREG C After Instruction	etion = 2 = 2 = ? on			
REG1 WREG C Z	= 0 = 2 = 1 ; = 1	result is zer	0	
Example 3:				
Before Instruc REG1 WREG C	ction = 1 = 2 = ?			
After Instruction REG1 WREG C Z	on = FF = 2 = 0 ; = 0	result is neç	gative	

SUE	BWFB	Sub Bor	tract row	WREG	from	n f v	/ith	
Synt	tax:	[lab	<i>el</i>] S	SUBWFI	B f,o	ł		
Ope	rands:	0 ≤ f	$0 \le f \le 255$					
One	ration.	(f)	$u \in [U, 1]$ (f) (M) \overline{C} (deet)					
Stat		(i) – OV		- C → (i - 7	Jesij			
Enc	odina:	Οv,		,∠	f f f	- f	fff	
Des	cription:	Subt (borr ment store store	ract W ow) fr t meth ed in W ed bac	/REG an om regis iod). If 'd' /REG. If k in regis	d the ter 'f' is 0 t 'd' is ' ster 'f'	carr (2's he r 1 the	y flag comple- esult is e result is	
Wor	ds:	1						
Cycl	les:	1						
QC	ycle Activity:							
	Q1	Q2	<u>}</u>	Q3			Q4	
	Decode	Rea registe	d er 'f'	Execu	ite	V de	Vrite to stination	
Exa	<u>mple 1</u> :	SUB	VFB	REG1,	1			
	Before Instru	iction						
	REG1 WREG C	= 0x = 0x = 1	:19 :0D	(0001 (0000	100 110	1) 1)		
	After Instruct	tion						
	REG1 WREG C Z	= 0x $= 0x$ $= 1$ $= 0$:0C :0D	(0000 (0000 ; resul t	101 110 t is po	1) 1) sitiv	е	
Exa	mple2:	SUBWE	FB R	EG1,0				
	Before Instru	iction						
	REG1 WREG C	= 0x $= 0x$ $= 0$:1B :1A	(0001 (0001	101 101	1) 0)		
	After Instruct REG1 WREG	tion = 0x = 0x	:1B :00	(0001	101	1)		
	C Z	= 1 = 1		; result	t is ze	ro		
Example3:		SUBWE	FB R	EG1,1				
	Before Instru REG1 WREG C	iction = 0x = 0x = 1	:03 :0E	(0000 (0000	001: 110	1) 1)		
	After Instruct	tion						
	REG1 WREG C Z	= 0x $= 0x$ $= 0$ $= 0$:F5 :0E	(1111 (0000 ; resul t	010 110 t is ne	0) [2 1) egati	?'s comp] ve	

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 17-3: CLKOUT AND I/O TIMING



TABLE 17-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKOUT↓		15‡	30 ‡	ns	Note 1
11	TosH2ckH	OSC1↑ to CLKOUT↑	—	15 ‡	30 ‡	ns	Note 1
12	TckR	CLKOUT rise time	—	5‡	15 ‡	ns	Note 1
13	TckF	CLKOUT fall time	—	5‡	15 ‡	ns	Note 1
14	TckH2ioV	CLKOUT [↑] to Port out valid	—	_	0.5TCY + 20‡	ns	Note 1
15	TioV2ckH	Port in valid before CLKOUT	0.25TCY + 25 ‡	_	_	ns	Note 1
16	TckH2ioI	Port in hold after CLKOUT	0 ‡	_	_	ns	Note 1
17	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid	—	_	100 ‡	ns	
20	TioR	Port output rise time	—	10‡	35 ‡	ns	
21	TioF	Port output fall time	—	10‡	35 ‡	ns	
22	TinHL	INT pin high or low time	25 *	-	—	ns	
23	TrbHL	RB7:RB0 change INT high or low time	25 *	_	—	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

‡ These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Measurements are taken in EC Mode where OSC2 output = 4 x Tosc = Tcy.

Applicable Devices 42 R42 42A 43 R43 44





FIGURE 18-12: MAXIMUM IPD vs. VDD WATCHDOG ENABLED

PIC16C7X Family of Devices

E.5

				Clock	_	Memory			Peri	pheral	s			Features	
					1										Т
				DOW AY LOS	So l			Tallo	STAL S		Slott		\backslash	01.	
			-0	though t			ANA .		1 2	8.	RES CLAR	\backslash	(SHO)	HULL BOY	
			Touene	AN LA LARD	1	(S)2	ale .		6		uices	»бį	ν.	10-00	
		ir unu	NO2	W 10 LOLON	20.	inte Col	HON I		anuos		SUIS C	et or		Soler Thomas a	
	N.	it.	0 33	ALL LIFE	\mathbb{X}	and ser	\$\$ \	2			101	J.J.	JA JA	200 M	
PIC16C710	20	512	36	TMR0		I	I	4	4	13	3.0-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP	
PIC16C71	20	ź	36	TMR0				4	4	13	3.0-6.0	Yes	I	18-pin DIP, SOIC	
PIC16C711	20	Ę	89	TMR0				4	4	13	3.0-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP	
PIC16C72	20	2K	128	TMR0, TMR1, TMR2	-	SPI/I ² C	1	5	8	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP	
PIC16C73	20	4 K	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART		5	11	22	3.0-6.0	Yes	I	28-pin SDIP, SOIC	
PIC16C73A ⁽¹⁾	20	4 K	192	TMR0, TMR1, TMR2	7	SPI/I ² C, USART		5	11	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC	
PIC16C74	20	4 7	192	TMR0, TMR1, TMR2	7	SPI/I ² C, USART	Yes	ω	12	33	3.0-6.0	Yes	I	40-pin DIP; 44-pin PLCC, MQFP	
PIC16C74A ⁽¹⁾	20	4 7	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	Yes	8	12	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP	
All PI	C16/1	7 Fami	ily devi	ices have Power-	Б	Reset, se	lectable	Matcl	L gobh	Fimer,	selectable	code p	protect	and high I/O current	
capat	bility.	Ľ	- 11 11 -							-		1			
AIL FI Note 1: Pleas	ie cont	act yo	nıly aev ur loca	vices use serial particles office for	ava	gramming ilability of	with cit	ock pin device:	З.	ana a;	ata pin къ				

Indirect Addressing	
Operation 40	
Registers	
Initialization Conditions For Special Function Registers 19	
Initializing PORTB	
Initializing PORTC	
Initializing PORTE 62	
Instruction Flow/Pipelining14	
Instruction Set	
ADDLW	
ADDWF	
ADDW1 C	
ANDWF	
BCF114	
BSF	
BIFSC	
BTG	
CALL	
CLRF	
CLRWDT	
COMF	
CPFSGT	
CPFSLT120	
DAW	
DECF	
DECFSIZ 121	
GOTO	
INCF	
INCFSNZ	
INCESZ	
IORWF	
LCALL	
MOVFP	
MOVLB	
MOVLR	
MOVPF	
MOVWF	
MULLW	
MULWF	
NOP 130	
RETFIE	
RETLW131	
RETURN	
RLCF	
RECF	
RRNCF	
SETF	
SLEEP	
SUBWE 136	
SUBWFB	
SWAPF	
TABLRD	
IABLWT	
TLWT	
140	

TSTFSZ	140
XORLW	141
XORWF	141
Instruction Set Summary	107
NT Pin	26
NTE	22
NTEDG	38, 67
Interrupt on Change Feature	55
Interrupt Status Register (INTSTA)	22
Interrupts	
Context Saving	27
Flag bits	
TMR1IE	21
TMR1IF	21
TMR2IE	21
TMR2IF	21
TMR3IE	21
TMR3IF	21
Interrupts	21
Logic	21
Operation	25
Peripheral Interrupt Enable	23
Peripheral Interrupt Request	24
PWM	76
Status Register	22
Table Write Interaction	45
Timing	26
Vectors	
Peripheral Interrupt	26
RA0/INT Interrupt	26
TOCKI Interrupt	26
TMR0 Interrupt	26
Vectors/Priorities	25
Wake-up from SLEEP	105
NTF	22
NTSTA	
NTSTA Register	22
ORLW	124
ORWF	125

L

LCALL	
Long Writes	

М

Memory	
External Interface	31
External Memory Waveforms	31
Memory Map (Different Modes)	30
Mode Memory Access	30
Organization	29
Program Memory	29
Program Memory Map	29
Microcontroller	29
Microprocessor	29
Minimizing Current Consumption	106
MOVFP	126
MOVLB	126
MOVLR	127
MOVLW	127
MOVPF	128
MOVWF	128
MPASM Assembler	143, 144