



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	8KB (4K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c43-33i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

5.5 RA0/INT Interrupt

The external interrupt on the RA0/INT pin is edge triggered. Either the rising edge, if INTEDG bit (T0STA<7>) is set, or the falling edge, if INTEDG bit is clear. When a valid edge appears on the RA0/INT pin, the INTF bit (INTSTA<4>) is set. This interrupt can be disabled by clearing the INTE control bit (INTSTA<0>). The INT interrupt can wake the processor from SLEEP. See Section 14.4 for details on SLEEP operation.

5.6 TMR0 Interrupt

An overflow (FFFFh \rightarrow 0000h) in TMR0 will set the T0IF (INTSTA<5>) bit. The interrupt can be enabled/ disabled by setting/clearing the T0IE control bit (INTSTA<1>). For operation of the Timer0 module, see Section 11.0.

5.7 TOCKI Interrupt

The external interrupt on the RA1/T0CKI pin is edge triggered. Either the rising edge, if the T0SE bit (T0STA<6>) is set, or the falling edge, if the T0SE bit is clear. When a valid edge appears on the RA1/T0CKI pin, the T0CKIF bit (INTSTA<6>) is set. This interrupt can be disabled by clearing the T0CKIE control bit (INTSTA<2>). The T0CKI interrupt can wake up the processor from SLEEP. See Section 14.4 for details on SLEEP operation.

5.8 Peripheral Interrupt

The peripheral interrupt flag indicates that at least one of the peripheral interrupts occurred (PEIF is set). The PEIF bit is a read only bit, and is a bit wise OR of all the flag bits in the PIR register AND'ed with the corresponding enable bits in the PIE register. Some of the peripheral interrupts can wake the processor from SLEEP. See Section 14.4 for details on SLEEP operation.




FIGURE 5-5: INT PIN / TOCKI PIN INTERRUPT TIMING

6.2 Data Memory Organization

Data memory is partitioned into two areas. The first is the General Purpose Registers (GPR) area, while the second is the Special Function Registers (SFR) area. The SFRs control the operation of the device.

Portions of data memory are banked, this is for both areas. The GPR area is banked to allow greater than 232 bytes of general purpose RAM. SFRs are for the registers that control the peripheral functions. Banking requires the use of control bits for bank selection. These control bits are located in the Bank Select Register (BSR). If an access is made to a location outside this banked region, the BSR bits are ignored. Figure 6-5 shows the data memory map organization for the PIC17C42 and Figure 6-6 for all of the other PIC17C4X devices.

Instructions MOVPF and MOVFP provide the means to move values from the peripheral area ("P") to any location in the register file ("F"), and vice-versa. The definition of the "P" range is from 0h to 1Fh, while the "F" range is 0h to FFh. The "P" range has six more locations than peripheral registers (eight locations for the PIC17C42 device) which can be used as General Purpose Registers. This can be useful in some applications where variables need to be copied to other locations in the general purpose RAM (such as saving status information during an interrupt).

The entire data memory can be accessed either directly or indirectly through file select registers FSR0 and FSR1 (Section 6.4). Indirect addressing uses the appropriate control bits of the BSR for accesses into the banked areas of data memory. The BSR is explained in greater detail in Section 6.8.

6.2.1 GENERAL PURPOSE REGISTER (GPR)

All devices have some amount of GPR area. The GPRs are 8-bits wide. When the GPR area is greater than 232, it must be banked to allow access to the additional memory space.

Only the PIC17C43 and PIC17C44 devices have banked memory in the GPR area. To facilitate switching between these banks, the MOVLR bank instruction has been added to the instruction set. GPRs are not initialized by a Power-on Reset and are unchanged on all other resets.

6.2.2 SPECIAL FUNCTION REGISTERS (SFR)

The SFRs are used by the CPU and peripheral functions to control the operation of the device (Figure 6-5 and Figure 6-6). These registers are static RAM.

The SFRs can be classified into two sets, those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described here, while those related to a peripheral feature are described in the section for each peripheral feature.

The peripheral registers are in the banked portion of memory, while the core registers are in the unbanked region. To facilitate switching between the peripheral banks, the MOVLB bank instruction has been provided.

6.4.1 INDIRECT ADDRESSING REGISTERS

The PIC17C4X has four registers for indirect addressing. These registers are:

- INDF0 and FSR0
- INDF1 and FSR1

Registers INDF0 and INDF1 are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data. The FSR is an 8-bit register and allows addressing anywhere in the 256-byte data memory address range. For banked memory, the bank of memory accessed is specified by the value in the BSR.

If file INDF0 (or INDF1) itself is read indirectly via an FSR, all '0's are read (Zero bit is set). Similarly, if INDF0 (or INDF1) is written to indirectly, the operation will be equivalent to a NOP, and the status bits are not affected.

6.4.2 INDIRECT ADDRESSING OPERATION

The indirect addressing capability has been enhanced over that of the PIC16CXX family. There are two control bits associated with each FSR register. These two bits configure the FSR register to:

- Auto-decrement the value (address) in the FSR after an indirect access
- Auto-increment the value (address) in the FSR after an indirect access
- No change to the value (address) in the FSR after an indirect access

These control bits are located in the ALUSTA register. The FSR1 register is controlled by the FS3:FS2 bits and FSR0 is controlled by the FS1:FS0 bits.

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the ALUSTA register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

If the FSR register contains a value of 0h, an indirect read will read 0h (Zero bit is set) while an indirect write will be equivalent to a NOP (status bits are not affected).

Indirect addressing allows single cycle data transfers within the entire data space. This is possible with the use of the MOVPF and MOVFP instructions, where either 'p' or 'f' is specified as INDF0 (or INDF1).

If the source or destination of the indirect address is in banked memory, the location accessed will be determined by the value in the BSR. A simple program to clear RAM from 20h - FFh is shown in Example 6-1.

EXAMPLE 6-1: INDIRECT ADDRESSING

	MOVLW	0x20	;	
	MOVWF	FSR0	; FSR0 = 20	h
	BCF	ALUSTA, FS1	; Increment	FSR
	BSF	ALUSTA, FSO	; after acc	ess
	BCF	ALUSTA, C	; C = 0	
	MOVLW	END_RAM + 1	;	
LP	CLRF	INDF0	; Addr(FSR)	= 0
	CPFSEQ	FSR0	; FSRO = EN	ID_RAM+1?
	GOTO	LP	; NO, clear	next
	:		; YES, All	RAM is
	:		; cleared	

6.5 <u>Table Pointer (TBLPTRL and</u> <u>TBLPTRH)</u>

File registers TBLPTRL and TBLPTRH form a 16-bit pointer to address the 64K program memory space. The table pointer is used by instructions TABLWT and TABLRD.

The TABLRD and the TABLWT instructions allow transfer of data between program and data space. The table pointer serves as the 16-bit address of the data word within the program memory. For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 7.0.

6.6 <u>Table Latch (TBLATH, TBLATL)</u>

The table latch (TBLAT) is a 16-bit register, with TBLATH and TBLATL referring to the high and low bytes of the register. It is not mapped into data or program memory. The table latch is used as a temporary holding latch during data transfer between program and data memory (see descriptions of instructions TABLRD, TABLWT, TLRD and TLWT). For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 7.0.





FIGURE 7-4: TABLRD INSTRUCTION OPERATION



14.1 Configuration Bits

The PIC17CXX has up to seven configuration locations (Table 14-1). These locations can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. Any write to a configuration location, regardless of the data, will program that configuration bit. A TABLWT instruction is required to write to program memory locations. The configuration bits can be read by using the TABLRD instructions. Reading any configuration location between FE00h and FE07h will read the low byte of the configuration word (Figure 14-1) into the TABLATL register. The TABLATH register will be FFh. Reading a configuration location between FE08h and FE0Fh will read the high byte of the configuration word into the TABLATL register. The TABLATH register will be FFh.

Addresses FE00h thorough FE0Fh are only in the program memory space for microcontroller and code protected microcontroller modes. A device programmer will be able to read the configuration word in any processor mode. See programming specifications for more detail.

TABLE 14-1: CONFIGURATION LOCATIONS

Bit	Address
FOSC0	FE00h
FOSC1	FE01h
WDTPS0	FE02h
WDTPS1	FE03h
PM0	FE04h
PM1	FE06h
PM2 ⁽¹⁾	FE0Fh ⁽¹⁾

Note 1: This location does not exist on the PIC17C42.

Note:							
	tion locations, they must be programmed in						
	ascending	order.	Starting	with	address		
	FE00h.						

14.2 Oscillator Configurations

14.2.1 OSCILLATOR TYPES

The PIC17CXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:


- LF: Low Power Crystal
- XT: Crystal/Resonator
- EC: External Clock Input
- RC: Resistor/Capacitor

14.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT or LF modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 14-2). The PIC17CXX Oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications.

For frequencies above 20 MHz, it is common for the crystal to be an overtone mode crystal. Use of overtone mode crystals require a tank circuit to attenuate the gain at the fundamental frequency. Figure 14-3 shows an example of this.

FIGURE 14-2: CRYSTAL OR CERAMIC RESONATOR OPERATION (XT OR LF OSC CONFIGURATION)



Note 1: A series resistor may be required for AT strip cut crystals.

FIGURE 14-3: CRYSTAL OPERATION, OVERTONE CRYSTALS (XT OSC CONFIGURATION)




TABLE 14-2: CAPACITOR SELECTION FOR CERAMIC RESONATORS

Oscillator Type	Resonator Frequency	Capacitor Range C1 = C2
LF	455 kHz 2.0 MHz	15 - 68 pF 10 - 33 pF
ХТ	4.0 MHz 8.0 MHz 16.0 MHz	22 - 68 pF 33 - 100 pF 33 - 100 pF

Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

Resonators Used:

455 kHz	Panasonic EFO-A455K04B	± 0.3%
2.0 MHz	Murata Erie CSA2.00MG	± 0.5%
4.0 MHz	Murata Erie CSA4.00MG	± 0.5%
8.0 MHz	Murata Erie CSA8.00MT	± 0.5%
16.0 MHz	Murata Erie CSA16.00MX	± 0.5%
Resona	tors used did not have built-in capaci	tors.

TABLE 14-3:CAPACITOR SELECTION
FOR CRYSTAL OSCILLATOR

Osc Type	Freq	C1	C2
LF	32 kHz ⁽¹⁾	100-150 pF	100-150 pF
	1 MHz	10-33 pF	10-33 pF
	2 MHz	10-33 pF	10-33 pF
XT	2 MHz	47-100 pF	47-100 pF
	4 MHz	15-68 pF	15-68 pF
	8 MHz ⁽²⁾	15-47 pF	15-47 pF
	16 MHz	TBD	TBD
	25 MHz	15-47 pF	15-47 pF
	32 MHz ⁽³⁾	₀ (3)	₍₃₎

Higher capacitance increases the stability of the oscillator but also increases the start-up time and the oscillator current. These values are for design guidance only. Rs may be required in XT mode to avoid overdriving the crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values for external components.

- Note 1: For VDD > 4.5V, C1 = C2 \approx 30 pF is recommended.
 - Rs of 330Ω is required for a capacitor combination of 15/15 pF.
 - 3: Only the capacitance of the board was present.


Crystals Used:

32.768 kHz	Epson C-001R32.768K-A	± 20 PPM
1.0 MHz	ECS-10-13-1	\pm 50 PPM
2.0 MHz	ECS-20-20-1	\pm 50 PPM
4.0 MHz	ECS-40-20-1	± 50 PPM
8.0 MHz	ECS ECS-80-S-4	± 50 PPM
	ECS-80-18-1	
16.0 MHz	ECS-160-20-1	TBD
25 MHz	CTS CTS25M	\pm 50 PPM
32 MHz	CRYSTEK HF-2	\pm 50 PPM

14.2.3 EXTERNAL CLOCK OSCILLATOR

In the EC oscillator mode, the OSC1 input can be driven by CMOS drivers. In this mode, the OSC1/CLKIN pin is hi-impedance and the OSC2/CLK-OUT pin is the CLKOUT output (4 Tosc).

FIGURE 14-4: EXTERNAL CLOCK INPUT OPERATION (EC OSC CONFIGURATION)



ANDWF	AND WRE	EG with	f			
Syntax:	[<i>label</i>] A	NDWF	f,d			
Operands:	$0 \le f \le 255$ $d \in [0,1]$	0 ≤ f ≤ 255 d ∈ [0,1]				
Operation:	(WREG) .	AND. (f)	\rightarrow (dest))		
Status Affected:	Z					
Encoding:	0000	101d	ffff	ffff		
Description:	The conten register 'f'. in WREG. I back in reg	lf 'd' is 0 f 'd' is 1 t	the result	is stored		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	3	Q4		
Decode	Read register 'f'	Execu		Vrite to stination		
Example:	ANDWF	REG, 1				
Before Instru WREG REG After Instruct WREG	= 0x17 = 0xC2					

BCF		Bit Clear	f				
Syntax:		[label] E	[<i>label</i>] BCF f,b				
Operand	s:	$0 \le f \le 25$ $0 \le b \le 7$	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \end{array}$				
Operatio	n:	$0 \rightarrow (f < b >$	-)				
Status A	ffected:	None					
Encoding	g:	1000	1bbb	fff	f	ffff	
Descripti	ion:	Bit 'b' in re	gister 'f' is	clear	ed.		
Words:		1					
Cycles:		1					
Q Cycle	Activity:						
	Q1	Q2	Q3			Q4	
D	ecode	Read register 'f'	Execu	ute		Write gister 'f'	
<u>Example</u>	:	BCF	FLAG_R	EG,	7		
Before Instruction FLAG_REG = 0xC7 After Instruction FLAG_REG = 0x47							
		20 - 0,47					

CLRWDT	Clear Wa	tchdog	Timer			
Syntax:	[label]	[label] CLRWDT				
Operands:	None	None				
Operation:						
Status Affected:	TO, PD					
Encoding:	0000	0000	0000	0100		
Description:	timer. It als	CLRWDT instruction resets the watchdog timer. It also resets the prescaler of the WDT. Status bits \overline{TO} and \overline{PD} are set.				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Q1 Decode	Q2 Read register ALUSTA	Q3 Execu		Q4 NOP		
	Read register					
Decode	Read register ALUSTA CLRWDT					

COMF	Complem	nent f				
Syntax:	[label] ([label] COMF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$	$0 \le f \le 255$ $d \in [0,1]$				
Operation:	$(\overline{f}) \rightarrow (d$	$(\overline{f}) \rightarrow (dest)$				
Status Affected:	Z					
Encoding:	0001	001d	ffff	ffff		
Description: The contents of register 'f' are com mented. If 'd' is 0 the result is stored WREG. If 'd' is 1 the result is stored back in register 'f'.				stored in		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read register 'f'	Execu		Write gister 'f'		
Example:	COMF	REG	1,0			
Before Instru REG1	uction = 0x13					
After Instruc REG1 WREG	= 0x13					

DECF	Decreme	nt f		DECFSZ	Decrement f,	skip if 0	
Syntax:	[label]	DECF f,d		Syntax:	[label] DEC	FSZ f,d	
Operands:	0 ≤ f ≤ 258 d ∈ [0,1]	5		Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$		
Operation:	(f) – 1 \rightarrow (dest)		Operation:	(f) – 1 \rightarrow (dest		
Status Affected:	OV, C, DC	;, Z			skip if result =	0	
Encoding:	0000	011d ff	ff ffff	Status Affected	l: None		
Description:	Decrement	register 'f'. If '	d' is 0 the	Encoding:	0001 011	Ld fff	f ffff
		ored in WREG		Description:	The contents of mented. If 'd' is	0 the resu	It is placed in
Words:	1				WREG. If 'd' is 1 back in register		t is placed
Cycles:	1				If the result is 0,		instruction.
Q Cycle Activity:					which is already	/ fetched,	is discarded,
Q1	Q2	Q3	Q4		and an NOP is e ing it a two-cycle		
Decode	Read register 'f'	Execute	Write to destination	Words:	1		
Example:	DECF	CNT, 1		Cycles:	1(2)		
Before Instru		- ,		Q Cycle Activit	y:		
CNT	= 0x01			Q1	Q2	Q3	Q4
Z	= 0			Decode		xecute	Write to
After Instruc	tion				register 'f'		destination
CNT	= 0x00			Example:			CNT, 1
Z	= 1				GC CONTINUE	OTO	LOOP
				Defers inc			
				Before Ins	liucion		

PC	=	Address (HERE)
After Instruct	ion	
CNT	=	CNT - 1
If CNT	=	0;
PC	=	Address (CONTINUE)
If CNT	≠	0;
PC	=	Address (HERE+1)

RETURN Return from Subroutine								
Synt	ax:	[label]	RETUR	N				
Ope	rands:	None						
Ope	ration:	$TOS\toF$	PC;					
Stat	us Affected:	None						
Enco	oding:	0000	0000	0000	0010			
Description:		popped an	Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter.					
Wor	ds:	1						
Cycl	es:	2						
QC	ycle Activity:							
	Q1	Q2	Q3	3	Q4			
	Decode	Read register PCL*	Execu	ute	NOP			
	Forced NOP	NOP	Execu	ute	NOP			

* Remember reading PCL causes PCLATH to be updated. This will be the high address of where the RETURN instruction is located.

Example: RETURN

After Interrupt PC = TOS

RLCF	Rotate L	eft f throug	gh Carry
Syntax:	[label]	RLCF f,d	
Operands:	0 ≤ f ≤ 25 d ∈ [0,1]	55	
Operation:	$f < n > \rightarrow c$ $f < 7 > \rightarrow c$ $C \rightarrow d < 0$;	
Status Affected:	С		
Encoding:	0001	101d :	fff fff
Description:	one bit to Flag. If 'd'	the left throu is 0 the resu 'd' is 1 the re	er ff are rotated gh the Carry It is placed in sult is stored
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Execute	Write to destination
Example:	RLCF	REG,	0
Example: Before Instru		REG,	0
			0
Before Instru REG	iction = 1110 (= 0		0
Before Instru REG C	iction = 1110 (= 0 tion = 1110 (0110	0

[<i>label</i>] T 0 ≤ f ≤ 255	LWT t,f					
0 ≤ f ≤ 255			Syntax:	[label]	rstfsz f	
	5		Operands:	$0 \le f \le 255$	5	
t ∈ [0,1]			Operation:	skip if f =	0	
If t = 0,			Status Affected:	None		
$f \rightarrow TBI$ If t = 1,	LAIL;		Encoding:	0011	0011 fff	f ffff
	LATH		Description:	lf 'f' = 0, the	e next instructio	n, fetched
None			·			
1010	01tx ff	ff ffff				
Data from fi	le register 'f' is	s written into	Words:	1		
			Cycles:	1 (2)		
-	-		•	()		
	-		Q1	Q2	Q3	Q4
		,	Decode	Read	Execute	NOP
memory to	program mem	ory.		register 'f'		
1			-	02	02	04
1						Q4 NOP
				_		
			Example:		TSTFSZ CNT :	
	Execute			ZERO :		
i oglotor i		TBLATH or TBLATL				
TLWT t	, RAM		After Instruct	tion		
			If CNT			
= 0			If CNT			
		0x00)	PC	= Ac	dress (NZERO)
- 0x0000						
ion						
= 0xB7		0.00				
= 0x00B7	``	,				
ction						
= 1						
= 0xB7 = 0x0000	(TBLATH =	0x00)				
	`	,				
ion						
	(TRI ΔTH –	0xB7)				
- 0,0700	`	,				
i	None 1010 Data from fi the 16-bit ta If t = 1; high If t = 0; low This instruc with TABLW memory to 1 1 Q2 Read register 'f' TLWT t ction = 0 = 0xB7 = 0x000 ion = 1 = 0xB7 = 0x000 ion	101001txffr101001txffrData from file register 'f' is the 16-bit table latch (TBL If t = 1; high byte is written If t = 0; low byte is written This instruction is used in with TABLWT to transfer d memory to program mem 110Q2Q3Read register 'f'ExecuteTLWTt , RAMCtion =0=0xB7 (TBLATL = 0)ion =1=0x0007=0xB7 (TBLATL = 0)ction =1=0xB7 (TBLATL = 0)ion =0xB7 (TBLATL = 0)ion =0xB7 (TBLATH = 0)ion =0xB7 (TBLATH = 0)	None101001txffffffffData from file register 'f' is written into the 16-bit table latch (TBLAT).If t = 1; high byte is writtenIf t = 0; low byte is writtenThis instruction is used in conjunction with TABLWT to transfer data from data memory to program memory.11 $Q2$ Q3Q4Read register 'f'ExecuteWrite register TBLATH or TBLATH or TBLATHTLWTt, RAMction=0=0xB7==0x0000(TBLATH = 0x00) (TBLATL = 0xB7)ction=1=0xB7=0x0007(TBLATH = 0x00) (TBLATL = 0xB7)ction=1=0xB7=0x0000(TBLATH = 0x00) (TBLATL = 0xB7)ction=1=0xB7=0x0000(TBLATH = 0x00) (TBLATL = 0x00)ion=0=0xB7=0x0000(TBLATH = 0x00) (TBLATL = 0x00)ion==0xB7	None $\boxed{1010 01tx ffff ffff}}$ Data from file register 'f is written into the 16-bit table latch (TBLAT). If t = 1; high byte is written If t = 0; low byte is written This instruction is used in conjunction with TABLWT to transfer data from data memory to program memory. 1 1 $\boxed{Q2 \qquad Q3 \qquad Q4}$ $\boxed{Q2 \qquad Q3 \qquad Q4}$ $\boxed{PC = Adc}$ $PC = Adc$	None $\begin{array}{c c c c c c c c c c c c c c c c c c c $	None $\begin{array}{c c c c c c c c c c c c c c c c c c c $

Applicable Devices 42 R42 42A 43 R43 44




FIGURE 17-11: MEMORY INTERFACE WRITE TIMING


TABLE 17-11: MEMORY INTERFACE WRITE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tcy - 30			ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	0	_	_	ns	
152	TadV2wrL	Data out valid to $\overline{WR}\downarrow$ (data setup time)	0.25Tcy - 40	—	—	ns	
153	TwrH2adl	WR↑ to data out invalid (data hold time)	_	0.25Tcy §	_	ns	
154	TwrL	WR pulse width	_	0.25Tcy §	_	ns	

These parameters are characterized but not tested.


† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification is guaranteed by design.




Applicable Devices 42 R42 42A 43 R43 44





Applicable Devices 42 R42 42A 43 R43 44

FIGURE 18-9: TYPICAL IPD vs. VDD WATCHDOG DISABLED 25°C







FIGURE 18-10: MAXIMUM IPD vs. VDD WATCHDOG DISABLED

Applicable Devices 42 R42 42A 43 R43 44







FIGURE 18-16: IOL vs. VOL, VDD = 3V



Applicable Devices	42	R42	42A	43	R43	44

DC CHARA	CTERI	STICS	Standard Operating Conditions (unless otherwise stated) Operating temperature						
			_				≤ +40°C		
			Operating v	oltage VD	D range a	as desc	ribed in Section 19.1		
Parameter									
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions		
		Internal Program Memory Programming Specs (Note 4)							
D110	VPP	Voltage on MCLR/VPP pin	12.75	_	13.25	V	Note 5		
D111	Vddp	Supply voltage during	4.75	5.0	5.25	V			
D112	IPP	Current into MCLR/VPP pin	_	25 ‡	50 ‡	mA			
D113	Iddp	Supply current during programming	-	-	30 ‡	mA			
D114	TPROG	Programming pulse width	10	100	1000	μs	Terminated via internal/ external interrupt or a rese		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.


4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Note: When using the Table Write for internal programming, the device temperature must be less than 40°C.

Applicable Devices 42 R42 42A 43 R43 44






TABLE 19-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP
TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)		100 *	_	_	ns	VDD = 5V
31	Twdt	Watchdog Timer Time-out Period (Prescale = 1)		5 *	12	25 *	ms	VDD = 5V
32	Tost	Oscillation Start-up Timer Period		_	1024Tosc§	_	ms	Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period		40 *	96	200 *	ms	VDD = 5V
35	TmcL2adl	MCLR to System Inter- face bus (AD15:AD0>)	PIC17CR42/42A/ 43/R43/44	—	_	100 *	ns	
		invalid	PIC17LCR42/ 42A/43/R43/44	—	_	120 *	ns	


These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.


§ This specification ensured by design.

Applicable Devices 42 R42 42A 43 R43 44










21.3 44-Lead Plastic Leaded Chip Carrier (Square)



	Ра	ackage Group: F	Plastic Leaded C	hip Carrier (PL	CC)	
		Millimeters		Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
А	4.191	4.572		0.165	0.180	
A1	2.413	2.921		0.095	0.115	
D	17.399	17.653		0.685	0.695	
D1	16.510	16.663		0.650	0.656	
D2	15.494	16.002		0.610	0.630	
D3	12.700	12.700	Reference	0.500	0.500	Reference
E	17.399	17.653		0.685	0.695	
E1	16.510	16.663		0.650	0.656	
E2	15.494	16.002		0.610	0.630	
E3	12.700	12.700	Reference	0.500	0.500	Reference
Ν	44	44		44	44	
CP	_	0.102		_	0.004	
LT	0.203	0.381		0.008	0.015	

Delay From External Clock Edge	68
Development Support	
Development Tools	
Device Drawings	
44-Lead Plastic Surface Mount (MQFP	
10x10 mm Body 1.6/0.15 mm Lead Form)	209
DIGIT BORROW	9
Digit Carry (DC)	9
Duty Cycle	75

Ε

Electrical Characteristics
PIC17C42
Absolute Maximum Ratings147
Capture Timing159
CLKOUT and I/O Timing 156
DC Characteristics149
External Clock Timing155
Memory Interface Read Timing 162
Memory Interface Write Timing
PWM Timing159
RESET, Watchdog Timer, Oscillator Start-up
Timer and Power-up Timer157
Timer0 Clock Timings158
Timer1, Timer2 and Timer3 Clock Timing 158
USART Module, Synchronous Receive160
USART Module, Synchronous Transmission 160
PIC17C43/44
Absolute Maximum Ratings175
Capture Timing188
CLKOUT and I/O Timing 185
DC Characteristics177
External Clock Timing184
Memory Interface Read Timing 191
Memory Interface Write Timing
Parameter Measurement Information183
RESET, Watchdog Timer, Oscillator Start-up
Timer and Power-up Timer Timing
Timer0 Clock Timing187
Timer1, Timer2 and Timer3 Clock Timing 187
Timing Parameter Symbology182
USART Module Synchronous Receive
Timing189
USART Module Synchronous Transmission
Timing189
EPROM Memory Access Time Order Suffix
Extended Microcontroller
Extended Microcontroller Mode31
External Memory Interface
External Program Memory Waveforms

F

Family of Devices	6
PIC14000	
PIC16C5X	
PIC16CXXX	215
PIC16C6X	216
PIC16C7X	217
PIC16C8X	218
PIC16C9XX	
PIC17CXX	
FERR	
FOSC0	

FOSC1	
FS0	
FS1	
FS2	
FS3	36
FSR0	34, 40
FSR1	
Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP)	143, 145

G

General Format for Instructions 108
General Purpose RAM
General Purpose RAM Bank 42
General Purpose Register (GPR) 32
GLINTD 25, 37, 78, 105
GOTO
GPR (General Purpose Register) 32
Graphs
ЮН vs. VOH, VDD = 3V 170, 200
ЮН vs. VOH, VDD = 5V 171, 201
IOL vs. VOL, VDD = 3V 171, 201
IOL vs. VOL, VDD = 5V 172, 202
Maximum IDD vs. Frequency
(External Clock 125°C to -40°C) 167, 197
Maximum IPD vs. VDD Watchdog Disabled 168, 198
Maximum IPD vs. VDD Watchdog Enabled 169, 199
RC Oscillator Frequency vs.
VDD (Cext = 100 pF) 164, 194
RC Oscillator Frequency vs.
VDD (Cext = 22 pF) 164, 194
RC Oscillator Frequency vs.
VDD (Cext = 300 pF)
Transconductance of LF Oscillator vs.VDD 166, 196
Transconductance of XT Oscillator vs. VDD 166, 196
Typical IDD vs. Frequency
(External Clock 25°C)
Typical IPD vs. VDD Watchdog Disabled 25°C . 168, 198
Typical IPD vs. VDD Watchdog Enabled 25°C 169, 199
Typical RC Oscillator vs. Temperature
VTH (Input Threshold Voltage) of I/O Pins vs.
VDD
VTH (Input Threshold Voltage) of OSC1 Input
(In XT, HS, and LP Modes) vs. VDD 173, 203
VTH, VIL of MCLR, TOCKI and OSC1
(In RC Mode) vs. VDD
WDT Timer Time-Out Period vs. VDD 170, 200

Н

Hardware Multiplier	 49
i la analo manpion	

L

I/O Ports	
Bi-directional	64
I/O Ports	53
Programming Considerations	64
Read-Modify-Write Instructions	64
Successive Operations	64
INCF	123
INCFSNZ	124
INCFSZ	123
INDF0	34, 40
INDF1	34, 40