



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	16MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	8KB (4K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c43t-16-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

5.0 INTERRUPTS

The PIC17C4X devices have 11 sources of interrupt:

- External interrupt from the RA0/INT pin
- Change on RB7:RB0 pins
- TMR0 Overflow
- TMR1 Overflow
- TMR2 Overflow
- TMR3 Overflow
- USART Transmit buffer empty
- USART Receive buffer full
- Capture1
- Capture2
- T0CKI edge occurred

There are four registers used in the control and status of interrupts. These are:

- CPUSTA
- INTSTA
- PIE
- PIR

The CPUSTA register contains the GLINTD bit. This is the Global Interrupt Disable bit. When this bit is set, all interrupts are disabled. This bit is part of the controller core functionality and is described in the Memory Organization section. When an interrupt is responded to, the GLINTD bit is automatically set to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with the interrupt vector address. There are four interrupt vectors. Each vector address is for a specific interrupt source (except the peripheral interrupts which have the same vector address). These sources are:

- External interrupt from the RA0/INT pin
- TMR0 Overflow
- T0CKI edge occurred
- Any peripheral interrupt

When program execution vectors to one of these interrupt vector addresses (except for the peripheral interrupt address), the interrupt flag bit is automatically cleared. Vectoring to the peripheral interrupt vector address does not automatically clear the source of the interrupt. In the peripheral interrupt service routine, the source(s) of the interrupt can be determined by testing the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid infinite interrupt requests.

All of the individual interrupt flag bits will be set regardless of the status of their corresponding mask bit or the GLINTD bit.

For external interrupt events, there will be an interrupt latency. For two cycle instructions, the latency could be one instruction cycle longer.

The "return from interrupt" instruction, RETFIE, can be used to mark the end of the interrupt service routine. When this instruction is executed, the stack is "POPed", and the GLINTD bit is cleared (to re-enable interrupts).



FIGURE 5-1: INTERRUPT LOGIC

© 1996 Microchip Technology Inc.



NOTES:

NOTES:

12.0 TIMER1, TIMER2, TIMER3, PWMS AND CAPTURES

The PIC17C4X has a wealth of timers and time-based functions to ease the implementation of control applications. These time-base functions include two PWM outputs and two Capture inputs.

Timer1 and Timer2 are two 8-bit incrementing timers, each with a period register (PR1 and PR2 respectively) and separate overflow interrupt flags. Timer1 and Timer2 can operate either as timers (increment on internal Fosc/4 clock) or as counters (increment on falling edge of external clock on pin RB4/TCLK12). They are also software configurable to operate as a single 16-bit timer. These timers are also used as the time-base for the PWM (pulse width modulation) module. Timer3 is a 16-bit timer/counter consisting of the TMR3H and TMR3L registers. This timer has four other associated registers. Two registers are used as a 16-bit period register or a 16-bit Capture1 register (PR3H/CA1H:PR3L/CA1L). The other two registers are strictly the Capture2 registers (CA2H:CA2L). Timer3 is the time-base for the two 16-bit captures.

TMR3 can be software configured to increment from the internal system clock or from an external signal on the RB5/TCLK3 pin.

Figure 12-1 and Figure 12-2 are the control registers for the operation of Timer1, Timer2, and Timer3, as well as PWM1, PWM2, Capture1, and Capture2.

FIGURE 12-1: TCON1 REGISTER (ADDRESS: 16h, BANK 3)

R/W - 0 CA2ED1	R/W - 0 R/W - 0 <t< th=""><th>R = Readable bit</th></t<>	R = Readable bit
bit7	bit0	-n = Value at POR reset
bit 7-6:	CA2ED1:CA2ED0 : Capture2 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge	
bit 5-4:	 CA1ED1:CA1ED0: Capture1 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge 	
bit 3:	T16 : Timer1:Timer2 Mode Select bit 1 = Timer1 and Timer2 form a 16-bit timer 0 = Timer1 and Timer2 are two 8-bit timers	
bit 2:	TMR3CS : Timer3 Clock Source Select bit 1 = TMR3 increments off the falling edge of the RB5/TCLK3 pin 0 = TMR3 increments off the internal clock	
bit 1:	TMR2CS : Timer2 Clock Source Select bit 1 = TMR2 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR2 increments off the internal clock	
bit 0:	TMR1CS : Timer1 Clock Source Select bit 1 = TMR1 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR1 increments off the internal clock	

12.1 <u>Timer1 and Timer2</u>

12.1.1 TIMER1, TIMER2 IN 8-BIT MODE

Both Timer1 and Timer2 will operate in 8-bit mode when the T16 bit is clear. These two timers can be independently configured to increment from the internal instruction cycle clock or from an external clock source on the RB4/TCLK12 pin. The timer clock source is configured by the TMRxCS bit (x = 1 for Timer1 or = 2 for Timer2). When TMRxCS is clear, the clock source is internal and increments once every instruction cycle (Fosc/4). When TMRxCS is set, the clock source is the RB4/TCLK12 pin, and the timer will increment on every falling edge of the RB4/TCLK12 pin.

The timer increments from 00h until it equals the Period register (PRx). It then resets to 00h at the next increment cycle. The timer interrupt flag is set when the timer is reset. TMR1 and TMR2 have individual interrupt flag bits. The TMR1 interrupt flag bit is latched into TMR1IF, and the TMR2 interrupt flag bit is latched into TMR2IF.

Each timer also has a corresponding interrupt enable bit (TMRxIE). The timer interrupt can be enabled by setting this bit and disabled by clearing this bit. For peripheral interrupts to be enabled, the Peripheral Interrupt Enable bit must be enabled (PEIE is set) and global interrupts must be enabled (GLINTD is cleared).

The timers can be turned on and off under software control. When the Timerx On control bit (TMRxON) is set, the timer increments from the clock source. When TMRxON is cleared, the timer is turned off and cannot cause the timer interrupt flag to be set.

12.1.1.1 EXTERNAL CLOCK INPUT FOR TIMER1 OR TIMER2

When TMRxCS is set, the clock source is the RB4/TCLK12 pin, and the timer will increment on every falling edge on the RB4/TCLK12 pin. The TCLK12 input is synchronized with internal phase clocks. This causes a delay from the time a falling edge appears on TCLK12 to the time TMR1 or TMR2 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section.



FIGURE 12-3: TIMER1 AND TIMER2 IN TWO 8-BIT TIMER/COUNTER MODE

12.2.3 EXTERNAL CLOCK INPUT FOR TIMER3

When TMR3CS is set, the 16-bit TMR3 increments on the falling edge of clock input TCLK3. The input on the RB5/TCLK3 pin is sampled and synchronized by the internal phase clocks twice every instruction cycle. This causes a delay from the time a falling edge appears on TCLK3 to the time TMR3 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section. Figure 12-9 shows the timing diagram when operating from an external clock.

12.2.4 READING/WRITING TIMER3

Since Timer3 is a 16-bit timer and only 8-bits at a time can be read or written, care should be taken when reading or writing while the timer is running. The best method to read or write the timer is to stop the timer, perform any read or write operation, and then restart Timer3 (using the TMR3ON bit). However, if it is necessary to keep Timer3 free-running, care must be taken. For writing to the 16-bit TMR3, Example 12-2 may be used. For reading the 16-bit TMR3, Example 12-3 may be used. Interrupts must be disabled during this routine.

EXAMPLE 12-2: WRITING TO TMR3

BSF CPUSTA, GLINTD ;Disable interrupt MOVFP RAM_L, TMR3L ; MOVFP RAM_H, TMR3H ; BCF CPUSTA, GLINTD ;Done,enable interrupt

EXAMPLE 12-3: READING FROM TMR3

MOVPF	TMR3L,	TMPLO	;read low tmr0
MOVPF	TMR3H,	TMPHI	;read high tmr0
MOVFP	TMPLO,	WREG	;tmplo -> wreg
CPFSLT	TMR3L,	WREG	;tmr0l < wreg?
RETURN			;no then return
MOVPF	TMR3L,	TMPLO	;read low tmr0
MOVPF	TMR3H,	TMPHI	;read high tmr0
RETURN			;return



FIGURE 12-9: TMR1, TMR2, AND TMR3 OPERATION IN EXTERNAL CLOCK MODE

BTF	SS	Bit Test, skip if Set					
Synt	ax:	[<i>label</i>] E	BTFSS f,b)			
Ope	rands:	0 ≤ f ≤ 12 0 ≤ b < 7	7				
Ope	ration:	skip if (f<	b>) = 1				
State	us Affected:	None					
Enco	oding:	1001	0bbb	ffff	ffff		
Des	cription:	If bit 'b' in i instruction	If bit 'b' in register 'f' is 1 then the next instruction is skipped.				
		If bit 'b' is 1, then the next instruction fetched during the current instruction exe- cution, is discarded and an NOP is exe- cuted instead, making this a two-cycle instruction.					
Wor	ds:	1					
Cycl	es:	1(2)					
QC	vcle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read register 'f'	Execu	ute	NOP		
lf sk	ip:						
	Q1	Q2	Q3		Q4		
	Forced NOP	NOP	Execu	ute	NOP		
<u>Exa</u>	<u>mple</u> :	HERE FALSE TRUE	BTFSS : :	FLAG,1			
	Before Instrue PC	ction = ad	ddress (HE	RE)			
PC = address (HERE) After Instruction If FLAG<1> = 0; PC = address (FALSE) If FLAG<1> = 1; PC = address (TRUE)							

BTG	i	Bit Tog	ggle	e f			
Synt	ax:	[label] B	TG f,b			
Ope	rands:	0 ≤ f ≤ 0 ≤ b <	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b < 7 \end{array}$				
Ope	ration:	([)	\rightarrow ((f)			
Stati	us Affected:	None					
Enco	oding:	0011		1bbb	f	Eff	ffff
Desc	cription:	Bit 'b' in inverted	Bit 'b' in data memory location 'f' is inverted.				' is
Word	ds:	1					
Cycl	es:	1					
QC	cle Activity:						
	Q1	Q2		Q3		(Q4
	Decode	Read register	'f'	Execut	e	W regi	/rite ster 'f'
<u>Exar</u>	<u>mple</u> :	BTG	F	PORTC,	4		
	Before Instru PORTC	iction: = 011	1 0)101 [0x7 5	5]		
	After Instruct PORTC	tion: = 011	0 0	0101 [0x6 5	5]		

DECF	Decreme	nt f		DEC	CFSZ	Decreme	nt f, ski	p if 0	
Syntax:	[<i>label</i>] [DECF f,d		Syn	tax:	[<i>label</i>] [DECFSZ	Z f,d	
Operands:	0 ≤ f ≤ 255 d ∈ [0,1]	5		Оре	erands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$	5		
Operation:	(f) – 1 \rightarrow ((dest)		Ope	eration:	(f) – 1 \rightarrow (dest);		
Status Affected:	OV, C, DC	C, Z				skip if resu	ult = 0		
Encoding:	0000	011d ff:	ff ffff	Stat	us Affected:	None			
Description:	Decrement	register 'f'. If 'o	d' is 0 the	Enc	oding:	0001	011d	ffff	ffff
·	result is sto result is sto	ored in WREG. ored back in re	If 'd' is 1 the gister 'f'.	Des	cription:	The content mented. If 'd	ts of reg d' is 0 the	ister 'f' a e result i	re decre- s placed in
Words:	1					WREG. If 'd	l' is 1 the stor 'f'	e result is	s placed
Cycles:	1					If the result	is 0. the	next ins	truction.
Q Cycle Activity:						which is alr	eady feto	ched, is o	discarded,
Q1	Q2	Q3	Q4			and an NOI	is exection	cuted ins	tead mak-
Decode	Read register 'f'	Execute	Write to destination	Wor	ds:	1			
Example:	DECF	CNT, 1		Сус	les:	1(2)			
Before Instru	iction			QC	ycle Activity:				
CNT	= 0x01				Q1	Q2	Q	3	Q4
Z	= 0				Decode	Read register 'f'	Exec	ute c	Write to lestination
CNT Z	= 0x00 = 1			<u>Exa</u>	mple:	HERE	DECFS GOTO	SZ CN	ЛТ, 1)ОР
						CONTINUE			
					Before Instru	uction			

PC	=	Address (HERE)
After Instruct	ion	
CNT	=	CNT - 1
If CNT	=	0;
PC	=	Address (CONTINUE)
If CNT	≠	0;
PC	=	Address (HERE+1)

DCF	SNZ	Decrem	Decrement f, skip if not 0					
Synt	ax:	[<i>label</i>] [DCFSNZ	f,d				
Ope	rands:	0 ≤ f ≤ 29 d ∈ [0,1]	55					
Ope	ration:	(f) − 1 \rightarrow skip if no	(dest); ot 0					
State	us Affected:	None						
Enco	oding:	0010	011d	fff	f	ffff		
Desc	cription:	The contents of register 'f' are decre- mented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'. If the result is not 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead mak- ing it a two-cycle instruction.						
Word	ds:	1						
Cycl	es:	1(2)						
QC	cle Activity:							
	Q1	Q2	Q	3		Q4		
	Decode	Read register 'f'	Exec	ute	V de	Vrite to stination		
lf ski	p:							
	Q1	Q2	Q	3		Q4		
	Forced NOP	NOP	Exec	ute		NOP		
<u>Exar</u>	<u>mple</u> :	HERE ZERO NZERO	DCFSNZ : :	TEM	IP,	1		
	Before Instru TEMP_V	ction ALUE =	: ?					
	TEMP_VALUE After Instruction TEMP_VALUE If TEMP_VALUE PC If TEMP_VALUE		= TEMF = 0; = Addre = 0; = Addre	P_VAL ess(z ess(n	UE - ERO	- 1,) 0)		

GOTO	Uncondit	ional B	ranch	
Syntax:	[label]	GOTO	k	
Operands:	$0 \le k \le 81$	91		
Operation:	k → PC<1 k<12:8> - PC<15:13:	2:0>; → PCLA ⁻ > → PCI	ГН<4:0> _ATH<7:	, 5>
Status Affected:	None			
Encoding:	110k	kkkk	kkkk	kkkk
Description:	GOTO allows an unconditional branch anywhere within an 8K page boundary The thirteen bit immediate value is loaded into PC bits <12:0>. Then the upper eight bits of PC are loaded into PCLATH. GOTO is always a two-cycle instruction.			
Words:	1			
Cycles:	2			
Q Cycle Activity:				
Q1	Q2	Q3	5	Q4
Decode	Read literal 'k'<7:0>	Execu	ute	NOP
		-		
Forced NOP	NOP	Execu	ute	NOP
Forced NOP Example:	GOTO THE		ute	NOP
Forced NOP Example: After Instruct	GOTO THE	RE EXECU	ute	NOP

RRN	ICF	Rotate Right f (no carry)					
Synt	ax:	[label]	RRNCF	f,d			
Ope	rands:	0 ≤ f ≤ 25 d ∈ [0,1]	55				
Ope	ration:	$f < n > \rightarrow c$ $f < 0 > \rightarrow c$	$f < n > \rightarrow d < n-1 >;$ $f < 0 > \rightarrow d < 7 >$				
Statu	us Affected:	None					
Enco	oding:	0010	0010 000d ffff ffff				
Desc	cription:	The conte one bit to placed in placed ba	The contents of register 'f' are rotated one bit to the right. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'.				
			► re	gister t			
Word	ds:	1					
Cycl	es:	1					
	cle Activity:						
_ Q O J	,						
Q 0)	Q1	Q2	Q3	3	Q4		
	Q1 Decode	Q2 Read register 'f'	Q3 Exect) ute V des	Q4 Vrite to stination		
Exar	Q1 Decode nple 1:	Q2 Read register 'f'	Q3 Exect REG, 1	3 ute V des	Q4 Vrite to stination		
Exar	Q1 Decode mple 1: Before Instru WREG REG	Q2 Read register 'f' RRNCF Inction = ? = 1101	Q3 Exect REG, 1 0111	3 ute V des	Q4 Vrite to stination		
Exar	Q1 Decode mple 1: Before Instru WREG REG After Instruct WREG REG	Q2 Read register 'f' RRNCF action = ? = 1101 tion = 0 = 1110	Q3 Exect REG, 1 0111	3 ute V des	Q4 Vrite to stination		
Exar Exar	Q1 Decode mple 1: Before Instru WREG REG After Instruct WREG REG	Q2 Read register 'f' RRNCF action = ? = 1101 tion = 0 = 1110 RRNCF	Q3 Exect REG, 1 0111 REG, 0	3 ute V des	Q4 Vrite to stination		
Exar	Q1 Decode mple 1: Before Instru WREG REG After Instruct WREG REG Before Instru WREG REG	Q2 Read register 'f' RRNCF action = ? = 1101 tion = 0 = 1110 RRNCF action = ? = 1101	Q3 Exect REG, 1 0111 REG, 0 0111	3 ute V des	Q4 Vrite to stination		

SETF	S	et f			
Syntax:	[/	abel]	SETF	f,s	
Operands:	0 s	≤ f ≤ 25 ∈ [0,1]	5		
Operation:	FI FI	$Fh \rightarrow f;$ $Fh \rightarrow d$			
Status Affected:	Ν	one			
Encoding:		0010	101s	ffff	ffff
Description:	lf 'f' or to	's' is 0, b and WR nly the da FFh.	oth the da EG are se ata memo	ta memo et to FFh. ry locatio	ry location If 's' is 1 n 'f' is set
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1		Q2	Q	3	Q4
Decode	re	Read gister 'f'	Exect	ute re a s	Write egister 'f' nd other pecified register
Example1:	SI	STF	REG, 0		
Before Instru REG WREG	uctio = =	n 0xDA 0x05			
After Instruct REG WREG	tion = =	0xFF 0xFF			
Example2:	SE	TF	REG, 1		
Before Instru REG WREG	uctio = =	n 0xDA 0x05			
After Instruct REG WREG	tion = =	0xFF 0x05			

TABLE 17-1:CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS
AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

OSC	PIC17C42-16	PIC17C42-25
RC	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 6 mA max.	IDD: 6 mA max.
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 4 MHz max.	Freq: 4 MHz max.
XT	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 24 mA max.	IDD: 38 mA max.
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 16 MHz max.	Freq: 25 MHz max.
EC	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 24 mA max.	IDD: 38 mA max.
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 16 MHz max.	Freq: 25 MHz max.
LF	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 150 μA max. at 32 kHz (WDT enabled)	IDD: 150 μA max. at 32 kHz (WDT enabled)
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 2 MHz max.	Freq: 2 MHz max.



FIGURE 17-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

TABLE 17-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP
TIMER REQUIREMENTS

Parameter	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
No.							
30	TmcL	MCLR Pulse Width (low)	100 *	_	_	ns	
31	Twdt	Watchdog Timer Time-out Period (Prescale = 1)	5*	12	25 *	ms	
32	Tost	Oscillation Start-up Timer Period		1024 Tosc §		ms	Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period	40 *	96	200 *	ms	
35	TmcL2adI	MCLR to System Interface bus (AD15:AD0) invalid	_	_	100 *	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

§ This specification ensured by design.

Applicable Devices 42 R42 42A 43 R43 44



FIGURE 17-11: MEMORY INTERFACE WRITE TIMING

TABLE 17-11: MEMORY INTERFACE WRITE REQUIREMENTS

Parameter							
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tcy - 30	_	_	ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	0	_	—	ns	
152	TadV2wrL	Data out valid to $\overline{WR} \downarrow$ (data setup time)	0.25Tcy - 40	—	_	ns	
153	TwrH2adl	WR [↑] to data out invalid (data hold time)	_	0.25Tcy §	_	ns	
154	TwrL	WR pulse width	_	0.25Tcy §	_	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification is guaranteed by design.

FIGURE 17-12: MEMORY INTERFACE READ TIMING



Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tcy - 30		_	ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	ALE↓ to address out invalid 5* (address hold time)		_	ns	
160	TadZ2oeL	AD<15:0> high impedance to $\overline{OE}\downarrow$	0*	—	—	ns	
161	ToeH2adD	OE↑ to AD<15:0> driven	0.25Tcy - 15	_	—	ns	
162	TadV2oeH	Data in valid before OE↑ (data setup time)	35	—	—	ns	
163	ToeH2adI	OE to data in invalid (data hold time)	0 —		_	ns	
164	TalH	ALE pulse width	—	0.25Tcy §	—	ns	
165	ToeL	OE pulse width	0.5Tcy - 35 §	_	_	ns	
166	TalH2alH	ALE↑ to ALE↑ (cycle time)	—	TCY §	—	ns	
167	Tacc	Address access time	—	—	0.75 Tcy-40	ns	
168	Тое	Output enable access time (OE low to Data Valid)	_	_	0.5 TCY - 60	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification guaranteed by design.

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 18-17: IOL vs. VOL, VDD = 5V







Applicable Devices 42 R42 42A 43 R43 44



FIGURE 19-3: CLKOUT AND I/O TIMING

TABLE 19-3:	CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
10	TosH2ckL	OSC1↓ to CLKOUT	÷	_	15‡	30 ‡	ns	Note 1
11	TosH2ckH	OSC1↓ to CLKOUT	\uparrow	—	15‡	30 ‡	ns	Note 1
12	TckR	CLKOUT rise time		—	5‡	15 ‡	ns	Note 1
13	TckF	CLKOUT fall time		—	5‡	15 ‡	ns	Note 1
14	TckH2ioV	CLKOUT ↑ to Port out valid	PIC17CR42/42A/43/ R43/44	—	_	0.5TCY + 20 ‡	ns	Note 1
			PIC17LCR42/42A/43/ R43/44	_	—	0.5TCY + 50 ‡	ns	Note 1
15	TioV2ckH	Port in valid before CLKOUT↑	PIC17CR42/42A/43/ R43/44	0.25Tcy + 25 ‡	_		ns	Note 1
			PIC17LCR42/42A/43/ R43/44	0.25Tcy + 50 ‡	—	—	ns	Note 1
16	TckH2iol	Port in hold after CLKOUT		0 ‡	—	_	ns	Note 1
17	TosH2ioV	OSC1↓ (Q1 cycle) t	o Port out valid	—	—	100 ‡	ns	
18	TosH2iol	OSC1↓ (Q2 cycle) to Port input invalid (I/O in hold time)		0 ‡	-	—	ns	
19	TioV2osH	Port input valid to OSC1↓ (I/O in setup time)		30 ‡	_	—	ns	
20	TioR	Port output rise time		—	10 ‡	35 ‡	ns	
21	TioF	Port output fall time		_	10 ‡	35 ‡	ns	
22	TinHL	INT pin high or low	25 *	—		ns		
23	TrbHL	RB7:RB0 change I	25 *	_		ns		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Measurements are taken in EC Mode where CLKOUT output is 4 x Tosc.

FIGURE 20-13: WDT TIMER TIME-OUT PERIOD vs. VDD



FIGURE 20-14: IOH vs. VOH, VDD = 3V



21.2 <u>40-Lead Plastic Dual In-line (600 mil)</u>



Package Group: Plastic Dual In-Line (PLA)							
	Millimeters			Inches			
Symbol	Min	Max	Notes	Min	Max	Notes	
α	0°	10°		0°	10°		
A	_	5.080		_	0.200		
A1	0.381	_		0.015	_		
A2	3.175	4.064		0.125	0.160		
В	0.355	0.559		0.014	0.022		
B1	1.270	1.778	Typical	0.050	0.070	Typical	
С	0.203	0.381	Typical	0.008	0.015	Typical	
D	51.181	52.197		2.015	2.055		
D1	48.260	48.260	Reference	1.900	1.900	Reference	
E	15.240	15.875		0.600	0.625		
E1	13.462	13.970		0.530	0.550		
e1	2.489	2.591	Typical	0.098	0.102	Typical	
eA	15.240	15.240	Reference	0.600	0.600	Reference	
eB	15.240	17.272		0.600	0.680		
L	2.921	3.683		0.115	0.145		
N	40	40		40	40		
S	1.270	_		0.050	_		
S1	0.508	_		0.020	_		

PIN COMPATIBILITY

Devices that have the same package type and VDD, VSS and MCLR pin locations are said to be pin compatible. This allows these different devices to operate in the same socket. Compatible devices may only requires minor software modification to allow proper operation in the application socket (ex., PIC16C56 and PIC16C61 devices). Not all devices in the same package size are pin compatible; for example, the PIC16C62 is compatible with the PIC16C63, but not the PIC16C55.

Pin compatibility does not mean that the devices offer the same features. As an example, the PIC16C54 is pin compatible with the PIC16C71, but does not have an A/D converter, weak pull-ups on PORTB, or interrupts.

Pin Compatible Devices	Package
PIC12C508, PIC12C509	8-pin
PIC16C54, PIC16C54A, PIC16CR54A, PIC16C56, PIC16C58A, PIC16CR58A, PIC16C61, PIC16C554, PIC16C556, PIC16C558 PIC16C620, PIC16C621, PIC16C622, PIC16C710, PIC16C71, PIC16C711, PIC16F83, PIC16CR83, PIC16C84, PIC16F84A, PIC16CR84	18-pin 20-pin
PIC16C55, PIC16C57, PIC16CR57B	28-pin
PIC16C62, PIC16CR62, PIC16C62A, PIC16C63, PIC16C72, PIC16C73, PIC16C73A	28-pin
PIC16C64, PIC16CR64, PIC16C64A, PIC16C65, PIC16C65A, PIC16C74, PIC16C74A	40-pin
PIC17C42, PIC17CR42, PIC17C42A, PIC17C43, PIC17CR43, PIC17C44	40-pin
PIC16C923, PIC16C924	64/68-pin

TABLE E-1: PIN COMPATIBLE DEVICES