




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                     |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                            |
| Core Processor             | PIC                                                                                                                                                                 |
| Core Size                  | 8-Bit                                                                                                                                                               |
| Speed                      | 16MHz                                                                                                                                                               |
| Connectivity               | UART/USART                                                                                                                                                          |
| Peripherals                | POR, PWM, WDT                                                                                                                                                       |
| Number of I/O              | 33                                                                                                                                                                  |
| Program Memory Size        | 8KB (4K x 16)                                                                                                                                                       |
| Program Memory Type        | OTP                                                                                                                                                                 |
| EEPROM Size                | -                                                                                                                                                                   |
| RAM Size                   | 454 x 8                                                                                                                                                             |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 6V                                                                                                                                                           |
| Data Converters            | -                                                                                                                                                                   |
| Oscillator Type            | External                                                                                                                                                            |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                   |
| Mounting Type              | Surface Mount                                                                                                                                                       |
| Package / Case             | 44-QFP                                                                                                                                                              |
| Supplier Device Package    | 44-MQFP (10x10)                                                                                                                                                     |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic17c43t-16i-pq">https://www.e-xfl.com/product-detail/microchip-technology/pic17c43t-16i-pq</a> |

FIGURE 3-2: PIC17CR42/42A/43/R43/44 BLOCK DIAGRAM



## 4.1.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (1024Tosc) delay after  $\overline{\text{MCLR}}$  is detected high or a wake-up from SLEEP event occurs.

The OST time-out is invoked only for XT and LF oscillator modes on a Power-on Reset or a Wake-up from SLEEP.

The OST counts the oscillator pulses on the OSC1/CLKIN pin. The counter only starts incrementing after the amplitude of the signal reaches the oscillator input thresholds. This delay allows the crystal oscillator or resonator to stabilize before the device exits reset. The length of time-out is a function of the crystal/resonator frequency.

## 4.1.4 TIME-OUT SEQUENCE

On power-up the time-out sequence is as follows: First the internal POR signal goes high when the POR trip point is reached. If  $\overline{\text{MCLR}}$  is high, then both the OST and PWRT timers start. In general the PWRT time-out is longer, except with low frequency crystals/resonators. The total time-out also varies based on oscillator configuration. Table 4-1 shows the times that are associated with the oscillator configuration. Figure 4-2 and Figure 4-3 display these time-out sequences.

If the device voltage is not within electrical specification at the end of a time-out, the  $\overline{\text{MCLR}}/\text{VPP}$  pin must be held low until the voltage is within the device specification. The use of an external RC delay is sufficient for many of these applications.

**TABLE 4-1: TIME-OUT IN VARIOUS SITUATIONS**

| Oscillator Configuration | Power-up                      | Wake up from SLEEP | $\overline{\text{MCLR}}$ Reset |
|--------------------------|-------------------------------|--------------------|--------------------------------|
| XT, LF                   | Greater of: 96 ms or 1024Tosc | 1024Tosc           | —                              |
| EC, RC                   | Greater of: 96 ms or 1024Tosc | —                  | —                              |

The time-out sequence begins from the first rising edge of  $\overline{\text{MCLR}}$ .

Table 4-3 shows the reset conditions for some special registers, while Table 4-4 shows the initialization conditions for all the registers. The shaded registers (in Table 4-4) are for all devices except the PIC17C42. In the PIC17C42, the PRODH and PRODL registers are general purpose RAM.

**TABLE 4-2: STATUS BITS AND THEIR SIGNIFICANCE**

| $\overline{\text{TO}}$ | $\overline{\text{PD}}$ | Event                                                                                                  |
|------------------------|------------------------|--------------------------------------------------------------------------------------------------------|
| 1                      | 1                      | Power-on Reset, $\overline{\text{MCLR}}$ Reset during normal operation, or CLRWDI instruction executed |
| 1                      | 0                      | $\overline{\text{MCLR}}$ Reset during SLEEP or interrupt wake-up from SLEEP                            |
| 0                      | 1                      | WDT Reset during normal operation                                                                      |
| 0                      | 0                      | WDT Reset during SLEEP                                                                                 |

In Figure 4-2, Figure 4-3 and Figure 4-4,  $\text{TPWRT} > \text{TOST}$ , as would be the case in higher frequency crystals. For lower frequency crystals, (i.e., 32 kHz)  $\text{TOST}$  would be greater.

**TABLE 4-3: RESET CONDITION FOR THE PROGRAM COUNTER AND THE CPUSTA REGISTER**

| Event                                                  |                 | PCH:PCL               | CPUSTA    | OST Active         |
|--------------------------------------------------------|-----------------|-----------------------|-----------|--------------------|
| Power-on Reset                                         |                 | 0000h                 | --11 11-- | Yes                |
| $\overline{\text{MCLR}}$ Reset during normal operation |                 | 0000h                 | --11 11-- | No                 |
| $\overline{\text{MCLR}}$ Reset during SLEEP            |                 | 0000h                 | --11 10-- | Yes <sup>(2)</sup> |
| WDT Reset during normal operation                      |                 | 0000h                 | --11 01-- | No                 |
| WDT Reset during SLEEP <sup>(3)</sup>                  |                 | 0000h                 | --11 00-- | Yes <sup>(2)</sup> |
| Interrupt wake-up from SLEEP                           | GLINTD is set   | PC + 1                | --11 10-- | Yes <sup>(2)</sup> |
|                                                        | GLINTD is clear | PC + 1 <sup>(1)</sup> | --10 10-- | Yes <sup>(2)</sup> |

Legend: u = unchanged, x = unknown, - = unimplemented read as '0'.

Note 1: On wake-up, this instruction is executed. The instruction at the appropriate interrupt vector is fetched and then executed.

2: The OST is only active when the Oscillator is configured for XT or LF modes.

3: The Program Counter = 0, that is the device branches to the reset vector. This is different from the mid-range devices.

# PIC17C4X

---

NOTES:

## 6.2.2.1 ALU STATUS REGISTER (ALUSTA)

The ALUSTA register contains the status bits of the Arithmetic and Logic Unit and the mode control bits for the indirect addressing register.

As with all the other registers, the ALUSTA register can be the destination for any instruction. If the ALUSTA register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the ALUSTA register as destination may be different than intended.

For example, CLRF ALUSTA will clear the upper four bits and set the Z bit. This leaves the ALUSTA register as 0000u1uu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions be used to alter the ALUSTA register because these instructions do not affect any status bit. To see how other instructions affect the status bits, see the "Instruction Set Summary."

**Note 1:** The C and DC bits operate as a borrow out bit in subtraction. See the SUBLW and SUBWF instructions for examples.

**Note 2:** The overflow bit will be set if the 2's complement result exceeds +127 or is less than -128.

Arithmetic and Logic Unit (ALU) is capable of carrying out arithmetic or logical operations on two operands or a single operand. All single operand instructions operate either on the WREG register or a file register. For two operand instructions, one of the operands is the WREG register and the other one is either a file register or an 8-bit immediate constant.

**FIGURE 6-7: ALUSTA REGISTER (ADDRESS: 04h, UNBANKED)**

| R/W - 1 | R/W - 1 | R/W - 1 | R/W - 1 | R/W - x | R/W - x | R/W - x | R/W - x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| FS3     | FS2     | FS1     | FS0     | OV      | Z       | DC      | C       |
| bit7    |         |         |         |         |         |         | bit0    |

R = Readable bit  
W = Writable bit  
-n = Value at POR reset  
(x = unknown)

bit 7-6: **FS3:FS2:** FSR1 Mode Select bits  
 00 = Post auto-decrement FSR1 value  
 01 = Post auto-increment FSR1 value  
 1x = FSR1 value does not change

bit 5-4: **FS1:FS0:** FSR0 Mode Select bits  
 00 = Post auto-decrement FSR0 value  
 01 = Post auto-increment FSR0 value  
 1x = FSR0 value does not change


bit 3: **OV:** Overflow bit  
 This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude, which causes the sign bit (bit7) to change state.  
 1 = Overflow occurred for signed arithmetic, (in this arithmetic operation)  
 0 = No overflow occurred

bit 2: **Z:** Zero bit  
 1 = The result of an arithmetic or logic operation is zero  
 0 = The results of an arithmetic or logic operation is not zero

bit 1: **DC:** Digit carry/borrow bit  
 For ADDWF and ADDLW instructions.  
 1 = A carry-out from the 4th low order bit of the result occurred  
 0 = No carry-out from the 4th low order bit of the result  
 Note: For borrow the polarity is reversed.

bit 0: **C:** carry/borrow bit  
 For ADDWF and ADDLW instructions.  
 1 = A carry-out from the most significant bit of the result occurred  
 Note that a subtraction is executed by adding the two's complement of the second operand. For rotate (RRCF, RLCF) instructions, this bit is loaded with either the high or low order bit of the source register.  
 0 = No carry-out from the most significant bit of the result  
 Note: For borrow the polarity is reversed.

FIGURE 7-6: CONSECUTIVE TABLWT WRITE TIMING (EXTERNAL MEMORY)



## 9.3 PORTC and DDRC Registers

PORTC is an 8-bit bi-directional port. The corresponding data direction register is DDRC. A '1' in DDRC configures the corresponding port pin as an input. A '0' in the DDRC register configures the corresponding port pin as an output. Reading PORTC reads the status of the pins, whereas writing to it will write to the port latch. PORTC is multiplexed with the system bus. When operating as the system bus, PORTC is the low order byte of the address/data bus (AD7:AD0). The timing for the system bus is shown in the Electrical Characteristics section.

**Note:** This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O.


Example 9-2 shows the instruction sequence to initialize PORTC. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized.

### EXAMPLE 9-2: INITIALIZING PORTC

```

MOVLB 1      ; Select Bank 1
CLRF  PORTC  ; Initialize PORTC data
              ; latches before setting
              ; the data direction
              ; register
MOVLW 0xCF   ; Value used to initialize
              ; data direction
MOVWF DDRC   ; Set RC<3:0> as inputs
              ; RC<5:4> as outputs
              ; RC<7:6> as inputs
    
```

FIGURE 9-6: BLOCK DIAGRAM OF RC<7:0> PORT PINS



**TABLE 9-5: PORTC FUNCTIONS**

| Name    | Bit  | Buffer Type | Function                                     |
|---------|------|-------------|----------------------------------------------|
| RC0/AD0 | bit0 | TTL         | Input/Output or system bus address/data pin. |
| RC1/AD1 | bit1 | TTL         | Input/Output or system bus address/data pin. |
| RC2/AD2 | bit2 | TTL         | Input/Output or system bus address/data pin. |
| RC3/AD3 | bit3 | TTL         | Input/Output or system bus address/data pin. |
| RC4/AD4 | bit4 | TTL         | Input/Output or system bus address/data pin. |
| RC5/AD5 | bit5 | TTL         | Input/Output or system bus address/data pin. |
| RC6/AD6 | bit6 | TTL         | Input/Output or system bus address/data pin. |
| RC7/AD7 | bit7 | TTL         | Input/Output or system bus address/data pin. |

Legend: TTL = TTL input.

**TABLE 9-6: REGISTERS/BITS ASSOCIATED WITH PORTC**

| Address     | Name  | Bit 7                             | Bit 6       | Bit 5       | Bit 4       | Bit 3       | Bit 2       | Bit 1       | Bit 0       | Value on Power-on Reset | Value on all other resets (Note1) |
|-------------|-------|-----------------------------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------------------|-----------------------------------|
| 11h, Bank 1 | PORTC | RC7/<br>AD7                       | RC6/<br>AD6 | RC5/<br>AD5 | RC4/<br>AD4 | RC3/<br>AD3 | RC2/<br>AD2 | RC1/<br>AD1 | RC0/<br>AD0 | xxxx xxxx               | uuuu uuuu                         |
| 10h, Bank 1 | DDRC  | Data direction register for PORTC |             |             |             |             |             |             |             | 1111 1111               | 1111 1111                         |

Legend: x = unknown, u = unchanged.

Note 1: Other (non power-up) resets include: external reset through  $\overline{\text{MCLR}}$  and the Watchdog Timer Reset.

## 11.0 TIMER0

The Timer0 module consists of a 16-bit timer/counter, TMR0. The high byte is TMR0H and the low byte is TMR0L. A software programmable 8-bit prescaler makes an effective 24-bit overflow timer. The clock source is also software programmable as either the internal instruction clock or the RA1/T0CKI pin. The control bits for this module are in register T0STA (Figure 11-1).

**FIGURE 11-1: T0STA REGISTER (ADDRESS: 05h, UNBANKED)**

| R/W - 0 | R/W - 0 | R/W - 0 | R/W - 0 | R/W - 0 | R/W - 0 | R/W - 0 | U - 0 |
|---------|---------|---------|---------|---------|---------|---------|-------|
| INTEDG  | T0SE    | T0CS    | PS3     | PS2     | PS1     | PS0     | —     |
| bit7    |         |         |         |         |         |         | bit0  |

R = Readable bit  
W = Writable bit  
U = Unimplemented, Read as '0'  
-n = Value at POR reset

bit 7: **INTEDG:** RA0/INT Pin Interrupt Edge Select bit  
This bit selects the edge upon which the interrupt is detected  
1 = Rising edge of RA0/INT pin generates interrupt  
0 = Falling edge of RA0/INT pin generates interrupt

bit 6: **T0SE:** Timer0 Clock Input Edge Select bit  
This bit selects the edge upon which TMR0 will increment  
When T0CS = 0  
1 = Rising edge of RA1/T0CKI pin increments TMR0 and/or generates a T0CKIF interrupt  
0 = Falling edge of RA1/T0CKI pin increments TMR0 and/or generates a T0CKIF interrupt  
When T0CS = 1  
Don't care

bit 5: **T0CS:** Timer0 Clock Source Select bit  
This bit selects the clock source for TMR0.  
1 = Internal instruction clock cycle (Tcy)  
0 = T0CKI pin

bit 4-1: **PS3:PS0:** Timer0 Prescale Selection bits  
These bits select the prescale value for TMR0.

| PS3:PS0 | Prescale Value |
|---------|----------------|
| 0000    | 1:1            |
| 0001    | 1:2            |
| 0010    | 1:4            |
| 0011    | 1:8            |
| 0100    | 1:16           |
| 0101    | 1:32           |
| 0110    | 1:64           |
| 0111    | 1:128          |
| 1xxx    | 1:256          |

bit 0: **Unimplemented:** Read as '0'

**FIGURE 12-2: TCON2 REGISTER (ADDRESS: 17h, BANK 3)**

| R - 0  | R - 0  | R/W - 0 | R/W - 0 | R/W - 0 | R/W - 0 | R/W - 0 | R/W - 0 |
|--------|--------|---------|---------|---------|---------|---------|---------|
| CA2OVF | CA1OVF | PWM2ON  | PWM1ON  | CA1/PR3 | TMR3ON  | TMR2ON  | TMR1ON  |
| bit7   |        |         |         |         |         |         | bit0    |

R = Readable bit  
W = Writable bit  
-n = Value at POR reset

bit 7: **CA2OVF:** Capture2 Overflow Status bit  
This bit indicates that the capture value had not been read from the capture register pair (CA2H:CA2L) before the next capture event occurred. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the Timer3 value until the capture register has been read (both bytes).  
1 = Overflow occurred on Capture2 register  
0 = No overflow occurred on Capture2 register

bit 6: **CA1OVF:** Capture1 Overflow Status bit  
This bit indicates that the capture value had not been read from the capture register pair (PR3H/CA2H:PR3L/CA2L) before the next capture event occurred. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes).  
1 = Overflow occurred on Capture1 register  
0 = No overflow occurred on Capture1 register

bit 5: **PWM2ON:** PWM2 On bit  
1 = PWM2 is enabled (The RB3/PWM2 pin ignores the state of the DDRB<3> bit)  
0 = PWM2 is disabled (The RB3/PWM2 pin uses the state of the DDRB<3> bit for data direction)

bit 4: **PWM1ON:** PWM1 On bit  
1 = PWM1 is enabled (The RB2/PWM1 pin ignores the state of the DDRB<2> bit)  
0 = PWM1 is disabled (The RB2/PWM1 pin uses the state of the DDRB<2> bit for data direction)

bit 3: **CA1/PR3:** CA1/PR3 Register Mode Select bit  
1 = Enables Capture1 (PR3H/CA1H:PR3L/CA1L is the Capture1 register. Timer3 runs without a period register)  
0 = Enables the Period register (PR3H/CA1H:PR3L/CA1L is the Period register for Timer3)

bit 2: **TMR3ON:** Timer3 On bit  
1 = Starts Timer3  
0 = Stops Timer3

bit 1: **TMR2ON:** Timer2 On bit  
This bit controls the incrementing of the Timer2 register. When Timer2:Timer1 form the 16-bit timer (T16 is set), TMR2ON must be set. This allows the MSB of the timer to increment.  
1 = Starts Timer2 (Must be enabled if the T16 bit (TCON1<3>) is set)  
0 = Stops Timer2

bit 0: **TMR1ON:** Timer1 On bit  
When T16 is set (in 16-bit Timer Mode)  
1 = Starts 16-bit Timer2:Timer1  
0 = Stops 16-bit Timer2:Timer1  
  
When T16 is clear (in 8-bit Timer Mode)  
1 = Starts 8-bit Timer1  
0 = Stops 8-bit Timer1

FIGURE 14-8: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 14-4: REGISTERS/BITS ASSOCIATED WITH THE WATCHDOG TIMER

| Address       | Name   | Bit 7 | Bit 6 | Bit 5 | Bit 4  | Bit 3                  | Bit 2                  | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other resets (Note1) |
|---------------|--------|-------|-------|-------|--------|------------------------|------------------------|-------|-------|-------------------------|-----------------------------------|
| —             | Config | —     | PM1   | —     | PM0    | WDTPS1                 | WDTPS0                 | FOSC1 | FOSC0 | (Note 2)                | (Note 2)                          |
| 06h, Unbanked | CPUSTA | —     | —     | STKAV | GLINTD | $\overline{\text{TO}}$ | $\overline{\text{PD}}$ | —     | —     | --11 11--               | --11 qq--                         |

Legend: - = unimplemented read as '0', q - value depends on condition, shaded cells are not used by the WDT.  
Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.  
2: This value will be as the device was programmed, or if unprogrammed, will read as all '1's.

NEGW

Negate W

Syntax:

[label] NEGW f,s

Operands:

$0 \leq F \leq 255$

$s \in [0,1]$

Operation:

$\overline{WREG} + 1 \rightarrow (f);$

$\overline{WREG} + 1 \rightarrow s$

Status Affected:

OV, C, DC, Z

Encoding:

|      |      |      |      |
|------|------|------|------|
| 0010 | 110s | ffff | ffff |
|------|------|------|------|

Description:

WREG is negated using two's complement. If 's' is 0 the result is placed in WREG and data memory location 'f'. If 's' is 1 the result is placed only in data memory location 'f'.

Words:

1

Cycles:

1

Q Cycle Activity:

|        |                   |         |                                                 |
|--------|-------------------|---------|-------------------------------------------------|
| Q1     | Q2                | Q3      | Q4                                              |
| Decode | Read register 'f' | Execute | Write register 'f' and other specified register |

Example:                NEGW    REG, 0

Before Instruction

WREG    =    0011 1010 [0x3A],

REG      =    1010 1011 [0xAB]

After Instruction

WREG    =    1100 0111 [0xC6]

REG      =    1100 0111 [0xC6]

NOP

No Operation

Syntax:

[label] NOP

Operands:

None

Operation:

No operation

Status Affected:

None

Encoding:

|      |      |      |      |
|------|------|------|------|
| 0000 | 0000 | 0000 | 0000 |
|------|------|------|------|

Description:

No operation.

Words:

1

Cycles:

1

Q Cycle Activity:

|        |     |         |     |
|--------|-----|---------|-----|
| Q1     | Q2  | Q3      | Q4  |
| Decode | NOP | Execute | NOP |

Example:

None.

## RLNCF Rotate Left f (no carry)

Syntax: [label] RLNCF f,d

Operands:  $0 \leq f \leq 255$   
 $d \in [0,1]$

Operation:  $f \langle n \rangle \rightarrow d \langle n+1 \rangle$ ;  
 $f \langle 7 \rangle \rightarrow d \langle 0 \rangle$

Status Affected: None

Encoding: 

|      |      |      |      |
|------|------|------|------|
| 0010 | 001d | ffff | ffff |
|------|------|------|------|

Description: The contents of register 'f' are rotated one bit to the left. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is stored back in register 'f'.



Words: 1

Cycles: 1

Q Cycle Activity:

| Q1     | Q2                | Q3      | Q4                   |
|--------|-------------------|---------|----------------------|
| Decode | Read register 'f' | Execute | Write to destination |

Example: RLNCF REG, 1

Before Instruction

C = 0  
 REG = 1110 1011

After Instruction

C =  
 REG = 1101 0111

## RRCF Rotate Right f through Carry

Syntax: [label] RRCF f,d

Operands:  $0 \leq f \leq 255$   
 $d \in [0,1]$


Operation:  $f \langle n \rangle \rightarrow d \langle n-1 \rangle$ ;  
 $f \langle 0 \rangle \rightarrow C$ ;  
 $C \rightarrow d \langle 7 \rangle$

Status Affected: C

Encoding: 

|      |      |      |      |
|------|------|------|------|
| 0001 | 100d | ffff | ffff |
|------|------|------|------|

Description: The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'.



Words: 1

Cycles: 1

Q Cycle Activity:

| Q1     | Q2                | Q3      | Q4                   |
|--------|-------------------|---------|----------------------|
| Decode | Read register 'f' | Execute | Write to destination |

Example: RRCF REG1, 0

Before Instruction

REG1 = 1110 0110  
 C = 0

After Instruction

REG1 = 1110 0110  
 WREG = 0111 0011  
 C = 0

**TABLE 16-1: DEVELOPMENT TOOLS FROM MICROCHIP**

| Product                             | ** MPLAB™ Integrated Development Environment | MPLAB™ C Compiler | MP-DriveWay Applications Code Generator | fuzzyTECH®-MP Explorer/Edition Fuzzy Logic Dev. Tool | *** PICMASTER®-CE In-Circuit Emulator | ICEPIC Low-Cost In-Circuit Emulator | ****PRO MATE™ II Universal Microchip Programmer | PICSTART® Lite Ultra Low-Cost Dev. Kit | PICSTART® Plus Low-Cost Universal Dev. Kit |
|-------------------------------------|----------------------------------------------|-------------------|-----------------------------------------|------------------------------------------------------|---------------------------------------|-------------------------------------|-------------------------------------------------|----------------------------------------|--------------------------------------------|
| PIC12C508, 509                      | SW007002                                     | SW006005          | —                                       | —                                                    | EM167015/<br>EM167101                 | —                                   | DV007003                                        | —                                      | DV003001                                   |
| PIC14000                            | SW007002                                     | SW006005          | —                                       | —                                                    | EM147001/<br>EM147101                 | —                                   | DV007003                                        | —                                      | DV003001                                   |
| PIC16C52, 54, 54A, 55, 56, 57, 58A  | SW007002                                     | SW006005          | SW006006                                | DV005001/<br>DV005002                                | EM167015/<br>EM167101                 | EM167201                            | DV007003                                        | DV162003                               | DV003001                                   |
| PIC16C554, 556, 558                 | SW007002                                     | SW006005          | —                                       | DV005001/<br>DV005002                                | EM167033/<br>EM167113                 | —                                   | DV007003                                        | —                                      | DV003001                                   |
| PIC16C61                            | SW007002                                     | SW006005          | SW006006                                | DV005001/<br>DV005002                                | EM167021/<br>N/A                      | EM167205                            | DV007003                                        | DV162003                               | DV003001                                   |
| PIC16C62, 62A, 64, 64A              | SW007002                                     | SW006005          | SW006006                                | DV005001/<br>DV005002                                | EM167025/<br>EM167103                 | EM167203                            | DV007003                                        | DV162002                               | DV003001                                   |
| PIC16C620, 621, 622                 | SW007002                                     | SW006005          | SW006006                                | DV005001/<br>DV005002                                | EM167023/<br>EM167109                 | EM167202                            | DV007003                                        | DV162003                               | DV003001                                   |
| PIC16C63, 65, 65A, 73, 73A, 74, 74A | SW007002                                     | SW006005          | SW006006                                | DV005001/<br>DV005002                                | EM167025/<br>EM167103                 | EM167204                            | DV007003                                        | DV162002                               | DV003001                                   |
| PIC16C642, 662*                     | SW007002                                     | SW006005          | —                                       | —                                                    | EM167035/<br>EM167105                 | —                                   | DV007003                                        | DV162002                               | DV003001                                   |
| PIC16C71                            | SW007002                                     | SW006005          | SW006006                                | DV005001/<br>DV005002                                | EM167027/<br>EM167105                 | EM167205                            | DV007003                                        | DV162003                               | DV003001                                   |
| PIC16C710, 711                      | SW007002                                     | SW006005          | SW006006                                | DV005001/<br>DV005002                                | EM167027/<br>EM167105                 | —                                   | DV007003                                        | DV162003                               | DV003001                                   |
| PIC16C72                            | SW007002                                     | SW006005          | SW006006                                | —                                                    | EM167025/<br>EM167103                 | —                                   | DV007003                                        | DV162002                               | DV003001                                   |
| PIC16F83                            | SW007002                                     | SW006005          | SW006006                                | DV005001/<br>DV005002                                | EM167029/<br>EM167107                 | —                                   | DV007003                                        | DV162003                               | DV003001                                   |
| PIC16C84                            | SW007002                                     | SW006005          | SW006006                                | DV005001/<br>DV005002                                | EM167029/<br>EM167107                 | EM167206                            | DV007003                                        | DV162003                               | DV003001                                   |
| PIC16F84                            | SW007002                                     | SW006005          | SW006006                                | DV005001/<br>DV005002                                | EM167029/<br>EM167107                 | —                                   | DV007003                                        | DV162003                               | DV003001                                   |
| PIC16C923, 924*                     | SW007002                                     | SW006005          | SW006006                                | DV005001/<br>DV005002                                | EM167031/<br>EM167111                 | —                                   | DV007003                                        | —                                      | DV003001                                   |
| PIC17C42, 42A, 43, 44               | SW007002                                     | SW006005          | SW006006                                | DV005001/<br>DV005002                                | EM177007/<br>EM177107                 | —                                   | DV007003                                        | —                                      | DV003001                                   |

\*Contact Microchip Technology for availability date

\*\*MPLAB Integrated Development Environment includes MPLAB-SIM Simulator and MPASM Assembler

\*\*\*All PICMASTER and PICMASTER-CE ordering part numbers above include PRO MATE II programmer

\*\*\*\*PRO MATE socket modules are ordered separately. See development systems ordering guide for specific ordering part numbers

| Product                               | TRUEGAUGE® Development Kit | SEEVAL® Designers Kit | Hopping Code Security Programmer Kit | Hopping Code Security Eval/Demo Kit |
|---------------------------------------|----------------------------|-----------------------|--------------------------------------|-------------------------------------|
| All 2 wire and 3 wire Serial EEPROM's | N/A                        | DV243001              | N/A                                  | N/A                                 |
| MTA11200B                             | DV114001                   | N/A                   | N/A                                  | N/A                                 |
| HCS200, 300, 301 *                    | N/A                        | N/A                   | PG306001                             | DM303001                            |

## 17.0 PIC17C42 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings †

|                                                                                         |                     |
|-----------------------------------------------------------------------------------------|---------------------|
| Ambient temperature under bias .....                                                    | -55 to +125°C       |
| Storage temperature .....                                                               | -65°C to +150°C     |
| Voltage on VDD with respect to VSS .....                                                | 0 to +7.5V          |
| Voltage on $\overline{\text{MCLR}}$ with respect to VSS (Note 2) .....                  | -0.6V to +14V       |
| Voltage on RA2 and RA3 with respect to VSS.....                                         | -0.6V to +12V       |
| Voltage on all other pins with respect to VSS .....                                     | -0.6V to VDD + 0.6V |
| Total power dissipation (Note 1).....                                                   | 1.0W                |
| Maximum current out of VSS pin(s) - Total .....                                         | 250 mA              |
| Maximum current into VDD pin(s) - Total .....                                           | 200 mA              |
| Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > VDD) ..... | ±20 mA              |
| Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > VDD)..... | ±20 mA              |
| Maximum output current sunk by any I/O pin (except RA2 and RA3).....                    | 35 mA               |
| Maximum output current sunk by RA2 or RA3 pins .....                                    | 60 mA               |
| Maximum output current sourced by any I/O pin .....                                     | 20 mA               |
| Maximum current sunk by PORTA and PORTB (combined).....                                 | 150 mA              |
| Maximum current sourced by PORTA and PORTB (combined).....                              | 100 mA              |
| Maximum current sunk by PORTC, PORTD and PORTE (combined).....                          | 150 mA              |
| Maximum current sourced by PORTC, PORTD and PORTE (combined).....                       | 100 mA              |

**Note 1:** Power dissipation is calculated as follows:  $P_{dis} = V_{DD} \times \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) \times I_{OH}\} + \sum (V_{OL} \times I_{OL})$

**Note 2:** Voltage spikes below VSS at the  $\overline{\text{MCLR}}$  pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the  $\overline{\text{MCLR}}$  pin rather than pulling this pin directly to VSS.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

|                    |    |     |     |    |     |    |
|--------------------|----|-----|-----|----|-----|----|
| Applicable Devices | 42 | R42 | 42A | 43 | R43 | 44 |
|--------------------|----|-----|-----|----|-----|----|

17.3    Timing Parameter Symbology

The timing parameter symbols have been created using one of the following formats:

- 1. TppS2ppS
- 2. TppS

|          |           |   |      |
|----------|-----------|---|------|
| <b>T</b> |           |   |      |
| F        | Frequency | T | Time |


Lowercase symbols (pp) and their meanings:

|           |                       |                  |                                    |
|-----------|-----------------------|------------------|------------------------------------|
| <b>pp</b> |                       |                  |                                    |
| ad        | Address/Data          | ost              | Oscillator Start-up Timer          |
| al        | ALE                   | pwr <sub>t</sub> | Power-up Timer                     |
| cc        | Capture1 and Capture2 | rb               | PORTB                              |
| ck        | CLKOUT or clock       | rd               | $\overline{RD}$                    |
| dt        | Data in               | rw               | $\overline{RD}$ or $\overline{WR}$ |
| in        | INT pin               | t <sub>0</sub>   | T0CKI                              |
| io        | I/O port              | t <sub>123</sub> | TCLK12 and TCLK3                   |
| mc        | $\overline{MCLR}$     | wdt              | Watchdog Timer                     |
| oe        | $\overline{OE}$       | wr               | $\overline{WR}$                    |
| os        | OSC1                  |                  |                                    |

Uppercase symbols and their meanings:

|          |                        |   |              |
|----------|------------------------|---|--------------|
| <b>S</b> |                        |   |              |
| D        | Driven                 | L | Low          |
| E        | Edge                   | P | Period       |
| F        | Fall                   | R | Rise         |
| H        | High                   | V | Valid        |
| I        | Invalid (Hi-impedance) | Z | Hi-impedance |

**FIGURE 19-3: CLKOUT AND I/O TIMING**



**TABLE 19-3: CLKOUT AND I/O TIMING REQUIREMENTS**

| Parameter No. | Sym      | Characteristic                                            |                          | Min            | Typ† | Max           | Units | Conditions |
|---------------|----------|-----------------------------------------------------------|--------------------------|----------------|------|---------------|-------|------------|
| 10            | TosH2ckL | OSC1↓ to CLKOUT↓                                          |                          | —              | 15 ‡ | 30 ‡          | ns    | Note 1     |
| 11            | TosH2ckH | OSC1↓ to CLKOUT↑                                          |                          | —              | 15 ‡ | 30 ‡          | ns    | Note 1     |
| 12            | TckR     | CLKOUT rise time                                          |                          | —              | 5 ‡  | 15 ‡          | ns    | Note 1     |
| 13            | TckF     | CLKOUT fall time                                          |                          | —              | 5 ‡  | 15 ‡          | ns    | Note 1     |
| 14            | TckH2ioV | CLKOUT ↑ to Port out valid                                | PIC17CR42/42A/43/R43/44  | —              | —    | 0.5TCY + 20 ‡ | ns    | Note 1     |
|               |          |                                                           | PIC17LCR42/42A/43/R43/44 | —              | —    | 0.5TCY + 50 ‡ | ns    | Note 1     |
| 15            | TioV2ckH | Port in valid before CLKOUT↑                              | PIC17CR42/42A/43/R43/44  | 0.25TCY + 25 ‡ | —    | —             | ns    | Note 1     |
|               |          |                                                           | PIC17LCR42/42A/43/R43/44 | 0.25TCY + 50 ‡ | —    | —             | ns    | Note 1     |
| 16            | TckH2ioI | Port in hold after CLKOUT↑                                |                          | 0 ‡            | —    | —             | ns    | Note 1     |
| 17            | TosH2ioV | OSC1↓ (Q1 cycle) to Port out valid                        |                          | —              | —    | 100 ‡         | ns    |            |
| 18            | TosH2ioI | OSC1↓ (Q2 cycle) to Port input invalid (I/O in hold time) |                          | 0 ‡            | —    | —             | ns    |            |
| 19            | TioV2osH | Port input valid to OSC1↓ (I/O in setup time)             |                          | 30 ‡           | —    | —             | ns    |            |
| 20            | TioR     | Port output rise time                                     |                          | —              | 10 ‡ | 35 ‡          | ns    |            |
| 21            | TioF     | Port output fall time                                     |                          | —              | 10 ‡ | 35 ‡          | ns    |            |
| 22            | TinHL    | INT pin high or low time                                  |                          | 25 *           | —    | —             | ns    |            |
| 23            | TrbHL    | RB7:RB0 change INT high or low time                       |                          | 25 *           | —    | —             | ns    |            |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


‡ These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Measurements are taken in EC Mode where CLKOUT output is 4 x T<sub>osc</sub>.

# PIC17C4X

Applicable Devices 42 R42 42A 43 R43 44

**FIGURE 19-7: CAPTURE TIMINGS**



**TABLE 19-7: CAPTURE REQUIREMENTS**


| Parameter No. | Sym  | Characteristic                        | Min                   | Typ† | Max | Units | Conditions                   |
|---------------|------|---------------------------------------|-----------------------|------|-----|-------|------------------------------|
| 50            | TccL | Capture1 and Capture2 input low time  | 10 *                  | —    | —   | ns    |                              |
| 51            | TccH | Capture1 and Capture2 input high time | 10 *                  | —    | —   | ns    |                              |
| 52            | TccP | Capture1 and Capture2 input period    | $\frac{2T_{CY}}{N}$ § | —    | —   | ns    | N = prescale value (4 or 16) |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

**FIGURE 19-8: PWM TIMINGS**



**TABLE 19-8: PWM REQUIREMENTS**

| Parameter No. | Sym  | Characteristic                 | Min | Typ† | Max   | Units | Conditions |
|---------------|------|--------------------------------|-----|------|-------|-------|------------|
| 53            | TccR | PWM1 and PWM2 output rise time | —   | 10 * | 35 *§ | ns    |            |
| 54            | TccF | PWM1 and PWM2 output fall time | —   | 10 * | 35 *§ | ns    |            |


\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

21.0 PACKAGING INFORMATION


21.1 40-Lead Ceramic Cerdip Dual In-line, and Cerdip Dual In-line with Window (600 mil)



| Package Group: Ceramic Cerdip Dual In-Line (CDP) |             |        |           |        |       |           |
|--------------------------------------------------|-------------|--------|-----------|--------|-------|-----------|
| Symbol                                           | Millimeters |        |           | Inches |       |           |
|                                                  | Min         | Max    | Notes     | Min    | Max   | Notes     |
| $\alpha$                                         | 0°          | 10°    |           | 0°     | 10°   |           |
| A                                                | 4.318       | 5.715  |           | 0.170  | 0.225 |           |
| A1                                               | 0.381       | 1.778  |           | 0.015  | 0.070 |           |
| A2                                               | 3.810       | 4.699  |           | 0.150  | 0.185 |           |
| A3                                               | 3.810       | 4.445  |           | 0.150  | 0.175 |           |
| B                                                | 0.355       | 0.585  |           | 0.014  | 0.023 |           |
| B1                                               | 1.270       | 1.651  | Typical   | 0.050  | 0.065 | Typical   |
| C                                                | 0.203       | 0.381  | Typical   | 0.008  | 0.015 | Typical   |
| D                                                | 51.435      | 52.705 |           | 2.025  | 2.075 |           |
| D1                                               | 48.260      | 48.260 | Reference | 1.900  | 1.900 | Reference |
| E                                                | 15.240      | 15.875 |           | 0.600  | 0.625 |           |
| E1                                               | 12.954      | 15.240 |           | 0.510  | 0.600 |           |
| e1                                               | 2.540       | 2.540  | Reference | 0.100  | 0.100 | Reference |
| eA                                               | 14.986      | 16.002 | Typical   | 0.590  | 0.630 | Typical   |
| eB                                               | 15.240      | 18.034 |           | 0.600  | 0.710 |           |
| L                                                | 3.175       | 3.810  |           | 0.125  | 0.150 |           |
| N                                                | 40          | 40     |           | 40     | 40    |           |
| S                                                | 1.016       | 2.286  |           | 0.040  | 0.090 |           |
| S1                                               | 0.381       | 1.778  |           | 0.015  | 0.070 |           |

# PIC17C4X

## 21.2 40-Lead Plastic Dual In-line (600 mil)



| Package Group: Plastic Dual In-Line (PLA) |             |        |           |        |       |           |
|-------------------------------------------|-------------|--------|-----------|--------|-------|-----------|
| Symbol                                    | Millimeters |        |           | Inches |       |           |
|                                           | Min         | Max    | Notes     | Min    | Max   | Notes     |
| $\alpha$                                  | 0°          | 10°    |           | 0°     | 10°   |           |
| A                                         | —           | 5.080  |           | —      | 0.200 |           |
| A1                                        | 0.381       | —      |           | 0.015  | —     |           |
| A2                                        | 3.175       | 4.064  |           | 0.125  | 0.160 |           |
| B                                         | 0.355       | 0.559  |           | 0.014  | 0.022 |           |
| B1                                        | 1.270       | 1.778  | Typical   | 0.050  | 0.070 | Typical   |
| C                                         | 0.203       | 0.381  | Typical   | 0.008  | 0.015 | Typical   |
| D                                         | 51.181      | 52.197 |           | 2.015  | 2.055 |           |
| D1                                        | 48.260      | 48.260 | Reference | 1.900  | 1.900 | Reference |
| E                                         | 15.240      | 15.875 |           | 0.600  | 0.625 |           |
| E1                                        | 13.462      | 13.970 |           | 0.530  | 0.550 |           |
| e1                                        | 2.489       | 2.591  | Typical   | 0.098  | 0.102 | Typical   |
| eA                                        | 15.240      | 15.240 | Reference | 0.600  | 0.600 | Reference |
| eB                                        | 15.240      | 17.272 |           | 0.600  | 0.680 |           |
| L                                         | 2.921       | 3.683  |           | 0.115  | 0.145 |           |
| N                                         | 40          | 40     |           | 40     | 40    |           |
| S                                         | 1.270       | —      |           | 0.050  | —     |           |
| S1                                        | 0.508       | —      |           | 0.020  | —     |           |

|                                           |        |
|-------------------------------------------|--------|
| Receive Status and Control Register ..... | 83     |
| Register File Map .....                   | 33     |
| Registers                                 |        |
| ALUSTA .....                              | 27, 36 |
| BRG .....                                 | 86     |
| BSR .....                                 | 27     |
| CPUSTA .....                              | 37     |
| File Map .....                            | 33     |
| FSR0 .....                                | 40     |
| FSR1 .....                                | 40     |
| INDF0 .....                               | 40     |
| INDF1 .....                               | 40     |
| INTSTA .....                              | 22     |
| PIE .....                                 | 23     |
| PIR .....                                 | 24     |
| RCSTA .....                               | 84     |
| Special Function Table .....              | 34     |
| T0STA .....                               | 38, 67 |
| TCON1 .....                               | 71     |
| TCON2 .....                               | 72     |
| TMR1 .....                                | 81     |
| TMR2 .....                                | 81     |
| TMR3 .....                                | 81     |
| TXSTA .....                               | 83     |
| WREG .....                                | 27     |
| Reset                                     |        |
| Section .....                             | 15     |
| Status Bits and Their Significance .....  | 16     |
| Time-Out in Various Situations .....      | 16     |
| Time-Out Sequence .....                   | 16     |
| RETFIE .....                              | 131    |
| RETLW .....                               | 131    |
| RETURN .....                              | 132    |
| RLCF .....                                | 132    |
| RLNCF .....                               | 133    |
| RRCF .....                                | 133    |
| RRNCF .....                               | 134    |
| RX Pin Sampling Scheme .....              | 91     |
| RX9 .....                                 | 84     |
| RX9D .....                                | 84     |

## S

|                                        |                    |
|----------------------------------------|--------------------|
| Sampling .....                         | 91                 |
| Saving STATUS and WREG in RAM .....    | 27                 |
| SETF .....                             | 134                |
| SFR .....                              | 108                |
| SFR (Special Function Registers) ..... | 29, 32             |
| SFR As Source/Destination .....        | 108                |
| Signed Math .....                      | 9                  |
| SLEEP .....                            | 99, 105, 135       |
| Software Simulator (MPSIM) .....       | 145                |
| SPBRG .....                            | 19, 34, 92, 96, 98 |
| Special Features of the CPU .....      | 99                 |
| Special Function Registers .....       | 29, 32, 34, 108    |
| SPEN .....                             | 84                 |
| SREN .....                             | 84                 |
| Stack                                  |                    |
| Operation .....                        | 39                 |
| Pointer .....                          | 39                 |
| Stack .....                            | 29                 |
| STKAL .....                            | 39                 |
| STKAV .....                            | 37                 |
| SUBLW .....                            | 135                |
| SUBWF .....                            | 136                |
| SUBWFB .....                           | 136                |

|                                       |     |
|---------------------------------------|-----|
| SWAPF .....                           | 137 |
| SYNC .....                            | 83  |
| Synchronous Master Mode .....         | 93  |
| Synchronous Master Reception .....    | 95  |
| Synchronous Master Transmission ..... | 93  |
| Synchronous Slave Mode .....          | 97  |

## T

|                               |              |
|-------------------------------|--------------|
| T0CKI Pin .....               | 26           |
| T0CKIE .....                  | 22           |
| T0CKIF .....                  | 22           |
| T0CS .....                    | 38, 67       |
| T0IE .....                    | 22           |
| T0IF .....                    | 22           |
| T0SE .....                    | 38, 67       |
| T0STA .....                   | 34, 38       |
| T16 .....                     | 71           |
| Table Latch .....             | 40           |
| Table Pointer .....           | 40           |
| Table Read                    |              |
| Example .....                 | 48           |
| Section .....                 | 43           |
| Table Reads Section .....     | 48           |
| TABLRD Operation .....        | 44           |
| Timing .....                  | 48           |
| TLRD .....                    | 48           |
| TLRD Operation .....          | 44           |
| Table Write                   |              |
| Code .....                    | 46           |
| Interaction .....             | 45           |
| Section .....                 | 43           |
| TABLWT Operation .....        | 43           |
| Terminating Long Writes ..... | 45           |
| Timing .....                  | 46           |
| TLWT Operation .....          | 43           |
| To External Memory .....      | 46           |
| To Internal Memory .....      | 45           |
| TABLRD .....                  | 44, 137, 138 |
| TABLWT .....                  | 43, 138, 139 |
| TBLATH .....                  | 40           |
| TBLATL .....                  | 40           |
| TBLPTRH .....                 | 34, 40       |
| TBLPTRL .....                 | 34, 40       |
| TCLK12 .....                  | 71           |
| TCLK3 .....                   | 71           |
| TCON1 .....                   | 20, 35       |
| TCON2 .....                   | 20, 35       |
| Terminating Long Writes ..... | 45           |
| Time-Out Sequence .....       | 16           |
| Timer Resources .....         | 65           |
| Timer0 .....                  | 67           |
| Timer1                        |              |
| 16-bit Mode .....             | 74           |
| Clock Source Select .....     | 71           |
| On bit .....                  | 72           |
| Section .....                 | 71, 73       |
| Timer2                        |              |
| 16-bit Mode .....             | 74           |
| Clock Source Select .....     | 71           |
| On bit .....                  | 72           |
| Section .....                 | 71, 73       |
| Timer3                        |              |
| Clock Source Select .....     | 71           |
| On bit .....                  | 72           |
| Section .....                 | 71, 77       |