

What is a "Embeddeed circuits des systems. The computers memory, a They are ca within elector rather than Microcontra providing the range of approviding the transport of the tr

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	16MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	8KB (4K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c43t-16i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

6.4.1 INDIRECT ADDRESSING REGISTERS

The PIC17C4X has four registers for indirect addressing. These registers are:

- INDF0 and FSR0
- INDF1 and FSR1

Registers INDF0 and INDF1 are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data. The FSR is an 8-bit register and allows addressing anywhere in the 256-byte data memory address range. For banked memory, the bank of memory accessed is specified by the value in the BSR.

If file INDF0 (or INDF1) itself is read indirectly via an FSR, all '0's are read (Zero bit is set). Similarly, if INDF0 (or INDF1) is written to indirectly, the operation will be equivalent to a NOP, and the status bits are not affected.

6.4.2 INDIRECT ADDRESSING OPERATION

The indirect addressing capability has been enhanced over that of the PIC16CXX family. There are two control bits associated with each FSR register. These two bits configure the FSR register to:

- Auto-decrement the value (address) in the FSR after an indirect access
- Auto-increment the value (address) in the FSR after an indirect access
- No change to the value (address) in the FSR after an indirect access

These control bits are located in the ALUSTA register. The FSR1 register is controlled by the FS3:FS2 bits and FSR0 is controlled by the FS1:FS0 bits.

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the ALUSTA register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

If the FSR register contains a value of 0h, an indirect read will read 0h (Zero bit is set) while an indirect write will be equivalent to a NOP (status bits are not affected).

Indirect addressing allows single cycle data transfers within the entire data space. This is possible with the use of the MOVPF and MOVFP instructions, where either 'p' or 'f' is specified as INDF0 (or INDF1).

If the source or destination of the indirect address is in banked memory, the location accessed will be determined by the value in the BSR. A simple program to clear RAM from 20h - FFh is shown in Example 6-1.

EXAMPLE 6-1: INDIRECT ADDRESSING

	MOVLW	0x20	;	
	MOVWF	FSR0	; FSR0 = 20	h
	BCF	ALUSTA, FS1	; Increment	FSR
	BSF	ALUSTA, FSO	; after acc	ess
	BCF	ALUSTA, C	; C = 0	
	MOVLW	END_RAM + 1	;	
LP	CLRF	INDF0	; Addr(FSR)	= 0
	CPFSEQ	FSR0	; FSRO = EN	ID_RAM+1?
	GOTO	LP	; NO, clear	next
	:		; YES, All	RAM is
	:		; cleared	

6.5 <u>Table Pointer (TBLPTRL and</u> <u>TBLPTRH)</u>

File registers TBLPTRL and TBLPTRH form a 16-bit pointer to address the 64K program memory space. The table pointer is used by instructions TABLWT and TABLRD.

The TABLRD and the TABLWT instructions allow transfer of data between program and data space. The table pointer serves as the 16-bit address of the data word within the program memory. For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 7.0.

6.6 <u>Table Latch (TBLATH, TBLATL)</u>

The table latch (TBLAT) is a 16-bit register, with TBLATH and TBLATL referring to the high and low bytes of the register. It is not mapped into data or program memory. The table latch is used as a temporary holding latch during data transfer between program and data memory (see descriptions of instructions TABLRD, TABLWT, TLRD and TLWT). For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 7.0.

7.0 TABLE READS AND TABLE WRITES

The PIC17C4X has four instructions that allow the processor to move data from the data memory space to the program memory space, and vice versa. Since the program memory space is 16-bits wide and the data memory space is 8-bits wide, two operations are required to move 16-bit values to/from the data memory.

The TLWT t,f and TABLWT t,i,f instructions are used to write data from the data memory space to the program memory space. The TLRD t,f and TABLRD t,i,f instructions are used to write data from the program memory space to the data memory space.

The program memory can be internal or external. For the program memory access to be external, the device needs to be operating in extended microcontroller or microprocessor mode.

Figure 7-1 through Figure 7-4 show the operation of these four instructions.





FIGURE 7-2: TABLWT INSTRUCTION OPERATION



© 1996 Microchip Technology Inc.

7.2 <u>Table Writes to External Memory</u>

Table writes to external memory are always two-cycle instructions. The second cycle writes the data to the external memory location. The sequence of events for an external memory write are the same for an internal write.

Note:	If an interrupt is pending or occurs during the TABLWT, the two cycle table write
	completes. The RA0/INT, TMR0, or T0CKI
	interrupt flag is automatically cleared or
	the pending peripheral interrupt is
	acknowledged.

7.2.2 TABLE WRITE CODE

The "i" operand of the TABLWT instruction can specify that the value in the 16-bit TBLPTR register is automatically incremented for the next write. In Example 7-1, the TBLPTR register is not automatically incremented.

EXAMPLE 7-1: TABLE WRITE

CLRWDT		;	Clear WDT
MOVLW	HIGH (TBL_ADDR)	;	Load the Table
MOVWF	TBLPTRH	;	address
MOVLW	LOW (TBL_ADDR)	;	
MOVWF	TBLPTRL	;	
MOVLW	HIGH (DATA)	;	Load HI byte
TLWT	1, WREG	;	in TABLATCH
MOVLW	LOW (DATA)	;	Load LO byte
TABLWT	0,0,WREG	;	in TABLATCH
		;	and write to
		;	program memory
		;	(Ext. SRAM)



FIGURE 7-5: TABLWT WRITE TIMING (EXTERNAL MEMORY)

9.4.1 PORTE AND DDRE REGISTER

PORTE is a 3-bit bi-directional port. The corresponding data direction register is DDRE. A '1' in DDRE configures the corresponding port pin as an input. A '0' in the DDRE register configures the corresponding port pin as an output. Reading PORTE reads the status of the pins, whereas writing to it will write to the port latch. PORTE is multiplexed with the system bus. When operating as the system bus, PORTE contains the control signals for the address/data bus (AD15:AD0). These control signals are Address Latch Enable (ALE), Output Enable (\overline{OE}), and Write (\overline{WR}). The control signals \overline{OE} and \overline{WR} are active low signals. The timing for the system bus is shown in the Electrical Characteristics section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 9-4 shows the instruction sequence to initialize PORTE. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized.

EXAMPLE 9-4: INITIALIZING PORTE

MOVLB	1	;	Select Bank 1
CLRF	PORTE	;	Initialize PORTE data
		;	latches before setting
		;	the data direction
		;	register
MOVLW	0x03	;	Value used to initialize
		;	data direction
MOVWF	DDRE	;	Set RE<1:0> as inputs
		;	RE<2> as outputs
		;	RE<7:3> are always
		;	read as '0'

FIGURE 9-8: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)



12.1.3.3.1 MAX RESOLUTION/FREQUENCY FOR EXTERNAL CLOCK INPUT

The use of an external clock for the PWM time-base (Timer1 or Timer2) limits the PWM output to a maximum resolution of 8-bits. The PWxDCL<7:6> bits must be kept cleared. Use of any other value will distort the PWM output. All resolutions are supported when internal clock mode is selected. The maximum attainable frequency is also lower. This is a result of the timing requirements of an external clock input for a timer (see the Electrical Specification section). The maximum PWM frequency, when the timers clock source is the RB4/TCLK12 pin, is shown in Table 12-3 (standard resolution mode).

12.2 <u>Timer3</u>

Timer3 is a 16-bit timer consisting of the TMR3H and TMR3L registers. TMR3H is the high byte of the timer and TMR3L is the low byte. This timer has an associated 16-bit period register (PR3H/CA1H:PR3L/CA1L). This period register can be software configured to be a second 16-bit capture register.

When the TMR3CS bit (TCON1<2>) is clear, the timer increments every instruction cycle (Fosc/4). When TMR3CS is set, the timer increments on every falling edge of the RB5/TCLK3 pin. In either mode, the TMR3ON bit must be set for the timer to increment. When TMR3ON is clear, the timer will not increment or set the TMR3IF bit.

Timer3 has two modes of operation, depending on the CA1/PR3 bit (TCON2<3>). These modes are:

- · One capture and one period register mode
- Dual capture register mode

The PIC17C4X has up to two 16-bit capture registers that capture the 16-bit value of TMR3 when events are detected on capture pins. There are two capture pins (RB0/CAP1 and RB1/CAP2), one for each capture register. The capture pins are multiplexed with PORTB pins. An event can be:

- · a rising edge
- a falling edge
- every 4th rising edge
- every 16th rising edge

Each 16-bit capture register has an interrupt flag associated with it. The flag is set when a capture is made. The capture module is truly part of the Timer3 block. Figure 12-7 and Figure 12-8 show the block diagrams for the two modes of operation.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR1ON	0000 0000	0000 0000
10h, Bank 2	TMR1	Timer1 reg	ister							xxxx xxxx	uuuu uuuu
11h, Bank 2	TMR2	Timer2 reg	ister							XXXX XXXX	uuuu uuuu
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	TOCKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	—	_	STKAV	GLINTD	TO	PD	—	_	11 11	11 qq
10h, Bank 3	PW1DCL	DC1	DC0	—	—	—			_	xx	uu
11h, Bank 3	PW2DCL	DC1	DC0	TM2PW2	_	—			_	xx0	uu0
12h, Bank 3	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
13h, Bank 3	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	XXXX XXXX	uuuu uuuu

TABLE 12-4: REGISTERS/BITS ASSOCIATED WITH PWM

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on conditions, shaded cells are not used by PWM.

14.3 Watchdog Timer (WDT)

The Watchdog Timer's function is to recover from software malfunction. The WDT uses an internal free running on-chip RC oscillator for its clock source. This does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLK-OUT pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation and SLEEP mode, a WDT time-out generates a device RESET. The WDT can be permanently disabled by programming the configuration bits WDTPS1:WDTPS0 as '00' (Section 14.1).

Under normal operation, the WDT must be cleared on a regular interval. This time is less the minimum WDT overflow time. Not clearing the WDT in this time frame will cause the WDT to overflow and reset the device.

14.3.1 WDT PERIOD

The WDT has a nominal time-out period of 12 ms, (with postscaler = 1). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a postscaler with a division ratio of up to 1:256 can be assigned to the WDT. Thus, typical time-out periods up to 3.0 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler (if assigned to the WDT) and prevent it from timing out thus generating a device RESET condition.

The $\overline{\text{TO}}$ bit in the CPUSTA register will be cleared upon a WDT time-out.

14.3.2 CLEARING THE WDT AND POSTSCALER

The WDT and postscaler are cleared when:

- The device is in the reset state
- A SLEEP instruction is executed
- A CLRWDT instruction is executed
- Wake-up from SLEEP by an interrupt

The WDT counter/postscaler will start counting on the first edge after the device exits the reset state.

14.3.3 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT postscaler) it may take several seconds before a WDT time-out occurs.

The WDT and postscaler is the Power-up Timer during the Power-on Reset sequence.

14.3.4 WDT AS NORMAL TIMER

When the WDT is selected as a normal timer, the clock source is the device clock. Neither the WDT nor the postscaler are directly readable or writable. The overflow time is 65536 Tosc cycles. On overflow, the $\overline{\text{TO}}$ bit is cleared (device is not reset). The CLRWDT instruction can be used to set the $\overline{\text{TO}}$ bit. This allows the WDT to be a simple overflow timer. When in sleep, the WDT does not increment.

Table 15-2 lists the instructions recognized by the MPASM assembler.

Note 1:	Any unused opcode is Reserved. Use of
	any reserved opcode may cause unex-
	pected operation.

Note 2: The shaded instructions are not available in the PIC17C42

All instruction examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

To represent a binary number:

0000 0100b

where b signifies a binary string.

FIGURE 15-1: GENERAL FORMAT FOR INSTRUCTIONS



15.1 <u>Special Function Registers as</u> <u>Source/Destination</u>

The PIC17C4X's orthogonal instruction set allows read and write of all file registers, including special function registers. There are some special situations the user should be aware of:

15.1.1 ALUSTA AS DESTINATION

If an instruction writes to ALUSTA, the Z, C, DC and OV bits may be set or cleared as a result of the instruction and overwrite the original data bits written. For example, executing CLRF ALUSTA will clear register ALUSTA, and then set the Z bit leaving 0000 0100b in the register.

15.1.2 PCL AS SOURCE OR DESTINATION

Read, write or read-modify-write on PCL may have the following results:

Read PC:	$\text{PCH} \rightarrow \text{PCLATH}; \text{PCL} \rightarrow \text{dest}$
Write PCL:	PCLATH \rightarrow PCH; 8-bit destination value \rightarrow PCL
Read-Modify-Write:	$PCL \rightarrow ALU$ operand $PCLATH \rightarrow PCH$; 8-bit result $\rightarrow PCL$

Where PCH = program counter high byte (not an addressable register), PCLATH = Program counter high holding latch, dest = destination, WREG or f.

15.1.3 BIT MANIPULATION

All bit manipulation instructions are done by first reading the entire register, operating on the selected bit and writing the result back (read-modify-write). The user should keep this in mind when operating on special function registers, such as ports.

ADDLW	ADD Lite	ral to W	REG			
Syntax:	[label] A	DLW	k			
Operands:	$0 \le k \le 25$	55				
Operation:	(WREG) -	+ k \rightarrow (V	VREG)			
Status Affected:	OV, C, DC	OV, C, DC, Z				
Encoding:	1011	0001	kkkk	kkkk		
Description:	The conten 8-bit literal WREG.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	3	Q4		
Decode	Read literal 'k'	Execu		Vrite to WREG		
Example:	ADDLW	0x15				
Before Instruc WREG =						

ADDWF	ADD WRE	EG to f		
Syntax:	[<i>label</i>] A[DDWF 1	f,d	
Operands:	$0 \le f \le 255$ $d \in [0,1]$	5		
Operation:	(WREG) +	- (f) \rightarrow (de	est)	
Status Affected:	OV, C, DC	, Z		
Encoding:	0000	111d	ffff	ffff
Description:	Add WREG to register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'.			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Execute	· ·	/rite to stination
Example:	ADDWF	REG, 0		
Before Instru WREG REG	iction = 0x17 = 0xC2			
After Instruct WREG REG	tion = 0xD9 = 0xC2			

After Instruction WREG = 0x25

BTFSS		Bit Test,	skip if Se	t			
Syntax:		[label]	BTFSS f,t)			
Operands	S:	$0 \le f \le 12$					
		0 ≤ b < 7					
Operation	า:	skip if (f<	skip if (f) = 1				
Status Af	fected:	None					
Encoding	:	1001	1001 Obbb ffff ffff				
Descriptio	on:	If bit 'b' in register 'f' is 1 then the next instruction is skipped. If bit 'b' is 1, then the next instruction fetched during the current instruction exe- cution, is discarded and an NOP is exe- cuted instead, making this a two-cycle					
		instruction		y this a two	J-Cycle		
Words:		1					
Cycles:		1(2)	1(2)				
Q Cycle A	Activity:						
	Q1	Q2	Q3	1	Q4		
De	ecode	Read register 'f	Execu	ute	NOP		
lf skip:							
	Q1	Q2	Q3		Q4		
Forc	ed NOP	NOP	Execu	ute	NOP		
<u>Example</u> :		HERE FALSE TRUE	BTFSS : :	FLAG,1			
	re Instru PC		ddress (HE	RE)			
	f Instructi If FLAG<1 PC If FLAG<1 PC	l> = 0 = a l> = 1	ddress (FA				

BTG	Bit Toggl	e f		
Syntax:	[<i>label</i>] E	BTG f,b		
Operands:	0 ≤ f ≤ 25 0 ≤ b < 7	5		
Operation:	$(\overline{f}) \to$	(f)		
Status Affected:	None			
Encoding:	0011	1bbb	ffff	ffff
Description:	Bit 'b' in data memory location 'f' is inverted.			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		
<u> </u>	042			Q4
Decode	Read register 'f'	Execute	e V	Q4 /rite ister 'f'
	Read register 'f'		e V regi	/rite
Decode	Read register 'f' BTG 1	Execute	e W regi 4	/rite

CALL	Subroutir	ne Call		CLF	RF	Clear f			
Syntax:	[label] C	CALL k		Syn	tax:	[<i>label</i>] CL	RF f,s		
Operands:	$0 \le k \le 40$	95		Ope	rands:	$0 \le f \le 25$	5		
Operation:	k<12:8> –	$OS, k \rightarrow PC$ $\rightarrow PCLATH<4$ $> \rightarrow PCLATH$:0>;	·	ration:	$00h \rightarrow f, s$ $00h \rightarrow de$			
Status Affected:	None		1<1.02	Stat	us Affected:	None			
				Enc	oding:	0010	100s	ffff	ffff
Encoding: Description:	return addr the stack. T PC bits<12 bits of the F	:0>. Then the uPC are copied	page. First, pushed onto is loaded into upper-eight into PCLATH.		cription:	Clears the ister(s). s = 0: Data WREG are s = 1: Data cleared.	memory cleared.	location	
		wo-cycle instru		Wor	ds:	1			
	See LCALL space.	for calls outsic	de 8K memory	Cyc	les:	1			
Words:	1			QC	ycle Activity:				
Cycles:	2				Q1	Q2	Q		Q4
Q Cycle Activity:					Decode	Read register 'f'	Exect		Write egister 'f'
Q1	Q2	Q3	Q4			iegister i			and other
Decode	Read literal 'k'<7:0>	Execute	NOP						specified register
Forced NOP	NOP	Execute	NOP	Exa	<u>mple</u> :	CLRF	FLAG	G_REG	
Example: Before Instr PC = After Instruct	Address (HEI		RE		Before Instru FLAG_R After Instruc FLAG_R	EG = 0x tion	5A 00		
PC =	Address (THI	ERE)							

TOS = Address(HERE + 1)

CLRWDT	Clear Wa	tchdog	Timer	
Syntax:	[label]	CLRWD	Г	
Operands:	None			
Operation:	$\begin{array}{c} 00h \rightarrow Wh \\ 0 \rightarrow WDT \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \end{array}$		ller,	
Status Affected:	TO, PD			
Encoding:	0000	0000	0000	0100
Description:		o resets t	he pres	e watchdog caler of the 5 are set.
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Q1 Decode	Q2 Read register ALUSTA	Q3 Execu		Q4 NOP
	Read register			
Decode	Read register ALUSTA CLRWDT			

COMF	Complem	nent f		
Syntax:	[label] (COMF	f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$	5		
Operation:	$(\overline{f}) \rightarrow (d$	lest)		
Status Affected:	Z			
Encoding:	0001	001d	ffff	ffff
Description:	The conten mented. If ' WREG. If 'o back in reg	d' is 0 the d' is 1 the	e result is	stored in
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Execu		Write gister 'f'
Example:	COMF	REG	1,0	
Before Instru REG1	uction = 0x13			
After Instruc REG1 WREG	= 0x13			

CPFSEQ	Compare skip if f =	f with WREC WREG	Э,	CPF	SGT	Compare skip if f >	f with WRE WREG	G,
Syntax:	[label]	CPFSEQ f		Syn	tax:	[label]	CPFSGT f	
Operands:	$0 \le f \le 255$	5		Ope	rands:	$0 \le f \le 255$	5	
Operation:	(f) – (WRE) skip if (f) = (unsigned o			Ope	ration:	(f) – (WRE0 skip if (f) > (unsigned o		
Status Affected:	None			Stat	us Affected:	None		
Encoding:	0011	0001 fff	f ffff	Enc	oding:	0011	0010 ff:	ff ffff
Description:	location 'f' t performing If 'f' = WRE tion is disca	the contents of o the contents an unsigned s G then the fetc arded and an N ad making this	of WREG by ubtraction. hed instruc- IOP is exe-	Des	cription:	location 'f' t by performi If the conte WREG the discarded a instead ma	o the contents ng an unsigne nts of 'f' > the n the fetched in and an NOP is	nstruction is
Words:	1			14/0 -	de .	tion. 1		
Cycles:	1 (2)			Wor		-		
Q Cycle Activity:				Cyc		1 (2)		
Q1	Q2	Q3	Q4	QC	ycle Activity: Q1	Q2	Q3	Q4
Decode	Read register 'f'	Execute	NOP		Decode	Read	Execute	NOP
If skip:				lf sk	in:	register 'f'		
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
Forced NOP	NOP	Execute	NOP		Forced NOP	NOP	Execute	NOP
<u>Example</u> :	NEQUAL	CPFSEQ REG : :		<u>Exa</u>	mple:	HERE NGREATER GREATER	CPFSGT RE : :	G
Before Instru PC Addre					Before Instru	-	·	
WREG REG	ess = HE = ? = ?	RE			PC WREG		dress (HERE)	
After Instruct If REG PC If REG PC	= W = Ac ≠ W	REG; Idress (EQUAL REG; Idress (NEQUA			After Instruc If REG PC If REG PC	> Wi = Ad ≤ Wi	REG; Idress (GREAT REG; Idress (NGREZ	

XORLW	Exclusive OR Literal with	XORWF	Exclusive OR WREG with f
	WREG	Syntax:	[label] XORWF f,d
Syntax:	[<i>label</i>] XORLW k	Operands:	$0 \le f \le 255$
Operands:	$0 \le k \le 255$		d ∈ [0,1]
Operation:	(WREG) .XOR. $k \rightarrow (WREG)$	Operation:	(WREG) .XOR. (f) \rightarrow (dest)
Status Affected:	Z	Status Affected:	Z
Encoding:	1011 0100 kkkk kkkk	Encoding:	0000 110d ffff ffff
Description:	The contents of WREG are XOR'ed with the 8-bit literal 'k'. The result is placed in WREG.	Description:	Exclusive OR the contents of WREG with register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in the register 'f'.
Words:	1	Words:	1
Cycles:	1	Cycles:	1
Q Cycle Activity:		Q Cycle Activity:	
Q1	Q2 Q3 Q4	Q Oycle Activity. Q1	Q2 Q3 Q4
Decode	ReadExecuteWrite toliteral 'k'WREG	Decode	Read Execute Write to destination
Example:	XORLW 0xAF	L	
Before Instruc	ction	Example:	XORWF REG, 1
After Instructi	= 0xB5 on = 0x1A	Before Instru REG WREG	ction = 0xAF = 0xB5
		After Instructi REG WREG	ion = 0x1A = 0xB5

Applicable Devices 42 R42 42A 43 R43 44

						itions	(unless otherwise stated)
			Operating	tempera			
DC CHARA	CTERI	STICS					$TA \leq +85^{\circ}C$ for industrial and
					· ·		$TA \leq +70^{\circ}C$ for commercial
			Operating	voltage \	VDD rang	e as de	escribed in Section 17.1
Parameter							
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Output Low Voltage					
D080	VOL	I/O ports (except RA2 and RA3)	_	_	0.1VDD	V	IOL = 4 mA
D081		with TTL buffer	_	_	0.4	V	IOL = 6 mA, VDD = 4.5V
							Note 6
D082		RA2 and RA3	_	_	3.0	V	IOL = 60.0 mA, VDD = 5.5V
D083		OSC2/CLKOUT	_	_	0.4	V	IOL = 2 mA, VDD = 4.5 V
		(RC and EC osc modes)					
		Output High Voltage (Note 3)					
D090	Vон	I/O ports (except RA2 and RA3)	0.9Vdd	_	_	V	ЮН = -2 mA
D091		with TTL buffer	2.4	_	_	V	Юн = -6.0 mA, VDD = 4.5V
							Note 6
D092		RA2 and RA3	_	_	12	V	Pulled-up to externally applied
							voltage
D093		OSC2/CLKOUT	2.4	_	_	V	Юн = -5 mA, VDD = 4.5V
		(RC and EC osc modes)					
		Capacitive Loading Specs on					
		Output Pins					
D100	Cosc ₂	OSC2 pin	_	_	25 ††	pF	In EC or RC osc modes when
							OSC2 pin is outputting
							CLKOUT.
							External clock is used to drive
							OSC1.
D101	Cio	All I/O pins and OSC2	-	-	50 ††	pF	
		(in RC mode)					
D102	CAD	System Interface Bus	-	-	100 ††	pF	In Microprocessor or
		(PORTC, PORTD and PORTE)					Extended Microcontroller
							mode

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

the Design guidance to attain the AC timing specifications. These loads are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/Vpp pin may be kept in this range at times other than programming, but this is not recommended.

6: For TTL buffers, the better of the two specifications may be used.



Applicable Devices 42 R42 42A 43 R43 44





Applicable Devices 42 R42 42A 43 R43 44

19.1 DC CHARACTERISTICS:

PIC17CR42/42A/43/R43/44-16 (Commercial, Industrial) PIC17CR42/42A/43/R43/44-25 (Commercial, Industrial) PIC17CR42/42A/43/R43/44-33 (Commercial, Industrial)

DC CHARACT	CDIETI		Standard Operating				s (unless otherwise stated)
	ERISTI	63				-40°C	
		i				0°C	\leq TA \leq +70°C for commercial
Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
D001	Vdd	Supply Voltage	4.5	_	6.0	V	
D002	Vdr	RAM Data Retention Voltage (Note 1)	1.5 *	_	—	V	Device in SLEEP mode
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	_	Vss	-	V	See section on Power-on Reset for details
D004	SVDD	VDD rise rate to ensure internal Power-on Reset signal	0.060 *	_	_	mV/ms	See section on Power-on Reset for details
D010	IDD	Supply Current	-	3	6	mA	Fosc = 4 MHz (Note 4)
D011		(Note 2)	_	6	12 *	mA	Fosc = 8 MHz
D012			-	11	24 *	mA	Fosc = 16 MHz
D013			-	19	38	mA	Fosc = 25 MHz
D015			-	25	50	mA	Fosc = 33 MHz
D014			-	95	150	μA	Fosc = 32 kHz,
							WDT enabled (EC osc configuration)
D020	IPD	Power-down	_	10	40	μA	VDD = 5.5V, WDT enabled
D021		Current (Note 3)	-	< 1	5	μA	VDD = 5.5V, WDT disabled

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or VSS, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: $VDD / (2 \bullet R)$. For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL • VDD) • f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VbD and Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

NOTES:

Indirect Addressing	
Indirect Addressing	
Registers40	
Initialization Conditions For Special Function Registers 19	
Initializing PORTB	
Initializing PORTC	
Initializing PORTD60	
Initializing PORTE	
Instruction Flow/Pipelining14 Instruction Set	
ADDLW	
ADDWF	
ADDWFC113	
ANDLW113	
ANDWF	
BCF	
BSF	
BTFSS	
BTG	
CALL	
CLRF 117	
CLRWDT	
COMF	
CPFSEQ	
CPFSGT	
DAW	
DECF	
DECFSNZ 122	
DECFSZ 121	
GOTO	
INCF	
INCESZ	
IORLW	
IORWF 125	
LCALL	
MOVFP	
MOVLB	
MOVLR	
MOVER	
MOVWF	
MULLW129	
MULWF	
NEGW	
NOP	
RETLW	
RETURN	
RLCF 132	
RLNCF	
RRCF	
RRNCF	
SETF	
SUBLW	
SUBWF	
SUBWFB 136	
SWAPF	
TABLRD	
TABLWT	
TLWT	

TSTFSZ	140
XORLW	141
XORWF	141
Instruction Set Summary	107
NT Pin	
NTE	22
NTEDG	38, 67
Interrupt on Change Feature	55
Interrupt Status Register (INTSTA)	
Interrupts	
Context Saving	27
Flag bits	
TMR1IE	21
TMR1IF	21
TMR2IE	21
TMR2IF	21
TMR3IE	21
TMR3IF	21
Interrupts	
Logic	21
Operation	
Peripheral Interrupt Enable	
Peripheral Interrupt Request	
PWM	
Status Register	22
Table Write Interaction	
Timing	
Vectors	
Peripheral Interrupt	
RA0/INT Interrupt	
T0CKI Interrupt	
TMR0 Interrupt	
Vectors/Priorities	
Wake-up from SLEEP	105
NTF	
NTSTA	
NTSTA Register	
ORLW	
ORWF	
	-

L

LCALL	
Long Writes	

Μ

Memory	
External Interface	31
External Memory Waveforms	31
Memory Map (Different Modes)	30
Mode Memory Access	30
Organization	29
Program Memory	29
Program Memory Map	29
Microcontroller	29
Microprocessor	29
Minimizing Current Consumption	106
MOVFP	126
MOVLB	126
MOVLR	127
MOVLW	127
MOVPF	128
MOVWF	128
MPASM Assembler	143, 144

Asynchronous Master Transmission90
Asynchronous Reception92
Back to Back Asynchronous Master Transmission 90
Interrupt (INT, TMR0 Pins)26
PIC17C42 Capture159
PIC17C42 CLKOUT and I/O 156
PIC17C42 Memory Interface Read 162
PIC17C42 Memory Interface Write 161
PIC17C42 PWM Timing159
PIC17C42 RESET, Watchdog Timer, Oscillator
Start-up Timer and Power-up Timer
PIC17C42 Timer0 Clock
PIC17C42 Timer1, Timer2 and Timer3 Clock 158
PIC17C42 USART Module, Synchronous
Receive
PIC17C42 USART Module, Synchronous
Transmission
PIC17C43/44 Capture Timing
PIC17C43/44 CLKOUT and I/O
PIC17C43/44 External Clock
PIC17C43/44 Memory Interface Read
PIC17C43/44 Memory Interface Write
PIC17C43/44 PWM Timing
PIC17C43/44 RESET, Watchdog Timer, Oscillator
Start-up Timer and Power-up Timer
PIC17C43/44 Timer0 Clock
PIC17C43/44 Timer1, Timer2 and Timer3 Clock 187
PIC17C43/44 USART Module Synchronous
Receive189
PIC17C43/44 USART Module Synchronous
Transmission
Synchronous Reception95
Synchronous Transmission94
Table Read
Table Read 48 Table Write 46 TMR0 68, 69
Table Read 48 Table Write 46
Table Read 48 Table Write 46 TMR0 68, 69
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81Wake-Up from SLEEP105
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 Timing Parameter Symbology 153
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 Timing Parameter Symbology 153 TLRD 44, 135
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 Timing Parameter Symbology 153
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81Wake-Up from SLEEP105Timing Diagrams and Specifications155Timing Parameter Symbology153TLRD44, 135TLWT43, 140TMR0
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIRD 44, 135 TLRD 44, 135 TLWT 43, 140 TMR0 16-bit Read 65
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TLRD 44, 135 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TLRD 44, 135 TLWT 43, 140 TMR0 16-bit Read 69 16-bit Write 69 Clock Timing 156
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TLRD 44, 135 TLWT 43, 140 TMR0 16-bit Read 66 16-bit Write 66 Clock Timing 155 Module 66
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TLRD 44, 139 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69 Clock Timing 155 Module 68 Operation 68
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIRD 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 66 16-bit Read 69 16-bit Write 69 Clock Timing 155 Module 66 Operation 66 Overview 65
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIRD 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 66 16-bit Read 69 16-bit Write 69 Clock Timing 155 Module 68 Operation 68 Overview 65 Prescaler Assignments 69
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIRD 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 66 16-bit Read 69 16-bit Write 69 Clock Timing 155 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write Considerations 69
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMR0 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 66 16-bit Read 69 16-bit Write 69 Clock Timing 155 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write Considerations 69 Read/Write in Timer Mode 70
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMR0 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69 Clock Timing 155 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write in Timer Mode 70 Timing 68, 69
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMR0 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 66 16-bit Read 69 16-bit Write 69 Clock Timing 155 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write Considerations 69 Read/Write in Timer Mode 70 Timing 68, 69 TMR0 STATUS/Control Register (TOSTA) 38
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMR0 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 66 16-bit Read 69 16-bit Write 69 Clock Timing 155 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write in Timer Mode 70 Timing 68, 69 TMR0 STATUS/Control Register (TOSTA) 36
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMR0 44, 135 TLRD 44, 135 TLWT 43, 140 TMR0 65 16-bit Read 65 16-bit Write 65 Clock Timing 155 Module 65 Operation 66 Overview 65 Prescaler Assignments 65 Read/Write in Timer Mode 70 Timing 68, 69 TMR0 STATUS/Control Register (TOSTA) 36 TMR0L 34
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81Wake-Up from SLEEP105Timing Diagrams and Specifications155TIMING Parameter Symbology153TLRD44, 139TLWT43, 140TMR016-bit Read16-bit Read6916-bit Write69Clock Timing155Module66Operation66Overview65Prescaler Assignments65Read/Write in Timer Mode70Timing68, 69TMR0 STATUS/Control Register (TOSTA)34TMR0L34TMR0L34TMR0L34TMR0L34
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIRD 44, 135 TLRD 44, 135 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69 Clock Timing 155 Module 68 Operation 66 Overview 66 Prescaler Assignments 69 Read/Write in Timer Mode 70 Timing 68, 69 TMR0 STATUS/Control Register (TOSTA) 38 TMR0L 34 TMR0L 34
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMR0 44, 135 TLRD 44, 135 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69 Clock Timing 155 Module 68 Operation 66 Overview 66 Prescaler Assignments 69 Read/Write in Timer Mode 70 Timing 68, 69 TMR0 STATUS/Control Register (TOSTA) 38 TMR0L 34 TMR0L 34 TMR0L 34 TMR0L 73 Status 73 Status 74 TMR0 34 TMR0L 34 TMR0L
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMR0 44, 135 TLRD 44, 135 TLWT 43, 140 TMR0 65 16-bit Read 69 16-bit Write 69 Clock Timing 155 Module 65 Operation 66 Overview 65 Prescaler Assignments 66 Read/Write in Timer Mode 70 Timing 68, 65 TMR0 H 34 TMR0L 34 <
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 Timing Parameter Symbology 153 TLRD 44, 133 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69 Clock Timing 156 Module 66 Operation 66 Prescaler Assignments 69 Read/Write Considerations 69 Read/Write in Timer Mode 70 Timing 68, 69 TMROH 34 TMROL 34 TMROL 34 TMROL 34 Timing 68, 69 Timing 70 Timing 70 Timing 70 Timing 73 TM
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMR0 44, 135 TLRD 44, 135 TLWT 43, 140 TMR0 65 16-bit Read 69 16-bit Write 69 Clock Timing 155 Module 65 Operation 66 Overview 65 Prescaler Assignments 66 Read/Write in Timer Mode 70 Timing 68, 65 TMR0 H 34 TMR0L 34 <

Using with PWM	
TMR1CS	71
TMR1IE	
TMR1IF	
TMR1ON	
TMR2	
8-bit Mode	- /
External Clock Input	
In Timer Mode	
Timing in External Clock Mode	
Two 8-bit Timer/Counter Mode	
Using with PWM	
TMR2CS	
TMR2IE	
TMR2IE	-
TMR20P	
TMR20N	
Dual Capture1 Register Mode	70
Example, Reading From	
Example, Writing To	
External Clock Input	
In Timer Mode	
One Capture and One Period Reg	
Overview	
Reading/Writing	
Timing in External Clock Mode	
TMR3CS	,
TMR3H	- /
TMR3IE	
TMR3IF	
TMR3L	
TMR3ON	
<u>TO</u>	
Transmit Status and Control Register .	
TRMT	
TSTFSZ	
Turning on 16-bit Timer	74
TX9	83
TX9d	83
TXEN	83
TXIE	
TXIF	
TXREG	. 19, 34, 89, 93, 97, 98
TXSTA	19, 34, 92, 96, 98

U

Upward Compatibility	5
Asynchronous Master Transmission	90
Asynchronous Mode	89
Asynchronous Receive	91
Asynchronous Transmitter	89
Baud Rate Generator	86
Synchronous Master Mode	93
Synchronous Master Reception	95
Synchronous Master Transmission	93
Synchronous Slave Mode	97
Synchronous Slave Transmit	97

W

Wake-up from SLEEP	105
Nake-up from SLEEP Through Interrupt	105
Natchdog Timer	103

NOTES: