



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 16MHz |
| Connectivity | UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 33 |
| Program Memory Size | 16KB (8K x 16) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 454 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 6V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-TQFP |
| Supplier Device Package | 44-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic17c44-16-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC17C4X can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC17C4X uses a modified Harvard architecture. This architecture has the program and data accessed from separate memories. So the device has a program memory bus and a data memory bus. This improves bandwidth over traditional von Neumann architecture, where program and data are fetched from the same memory (accesses over the same bus). Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. PIC17C4X opcodes are 16-bits wide, enabling single word instructions. The full 16-bit wide program memory bus fetches a 16-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions. Consequently, all instructions execute in a single cycle (121 ns @ 33 MHz), except for program branches and two special instructions that transfer data between program and data memory.

The PIC17C4X can address up to 64K x 16 of program memory space.

The **PIC17C42** and **PIC17C42A** integrate 2K x 16 of EPROM program memory on-chip, while the **PIC17CR42** has 2K x 16 of ROM program memory on-chip.

The **PIC17C43** integrates 4K x 16 of EPROM program memory, while the **PIC17CR43** has 4K x 16 of ROM program memory.

The **PIC17C44** integrates 8K x 16 EPROM program memory.

Program execution can be internal only (microcontroller or protected microcontroller mode), external only (microprocessor mode) or both (extended microcontroller mode). Extended microcontroller mode does not allow code protection.

The PIC17CXX can directly or indirectly address its register files or data memory. All special function registers, including the Program Counter (PC) and Working Register (WREG), are mapped in the data memory. The PIC17CXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC17CXX simple yet efficient. In addition, the learning curve is reduced significantly.

One of the PIC17CXX family architectural enhancements from the PIC16CXX family allows two file registers to be used in some two operand instructions. This allows data to be moved directly between two registers without going through the WREG register. This increases performance and decreases program memory usage. The PIC17CXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift, and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature.

The WREG register is an 8-bit working register used for ALU operations.

All PIC17C4X devices (except the PIC17C42) have an 8 x 8 hardware multiplier. This multiplier generates a 16-bit result in a single cycle.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

Although the ALU does not perform signed arithmetic, the Overflow bit (OV) can be used to implement signed math. Signed arithmetic is comprised of a magnitude and a sign bit. The overflow bit indicates if the magnitude overflows and causes the sign bit to change state. Signed math can have greater than 7-bit values (magnitude), if more than one byte is used. The use of the overflow bit only operates on bit6 (MSb of magnitude) and bit7 (sign bit) of the value in the ALU. That is, the overflow bit is not useful if trying to implement signed math where the magnitude, for example, is 11-bits. If the signed math values are greater than 7-bits (15-, 24or 31-bit), the algorithm must ensure that the low order bytes ignore the overflow status bit.

Care should be taken when adding and subtracting signed numbers to ensure that the correct operation is executed. Example 3-1 shows an item that must be taken into account when doing signed arithmetic on an ALU which operates as an unsigned machine.

EXAMPLE 3-1: SIGNED MATH

| Hex Value | Signed Value Math | Unsigned Value Math |
|--------------|----------------------|------------------------|
| FFh | -127 | 255 |
| <u>+ 01h</u> | <u>+ 1</u> | <u>+ 1</u> |
| = ? | = -126 (FEh) | = 0 (00h); |
| | | Carry bit = 1 |

Signed math requires the result in REG to be FEh (-126). This would be accomplished by subtracting one as opposed to adding one.

Simplified block diagrams are shown in Figure 3-1 and Figure 3-2. The descriptions of the device pins are listed in Table 3-1.

© 1996 Microchip Technology Inc.



FIGURE 4-5: OSCILLATOR START-UPTIME



FIGURE 4-6: USING ON-CHIP POR



FIGURE 4-7: BROWN-OUT PROTECTION CIRCUIT 1



FIGURE 4-8: PIC17C42 EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: An external Power-on Reset circuit is required only if VDD power-up time is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: R < 40 k Ω is recommended to ensure that the voltage drop across R does not exceed 0.2V (max. leakage current spec. on the \overline{MCLR}/VPP pin is 5 μ A). A larger voltage drop will degrade VIH level on the \overline{MCLR}/VPP pin.
 - 3: $R1 = 100\Omega$ to 1 k Ω will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or (Electrical Overstress) EOS.

FIGURE 4-9: BROWN-OUT PROTECTION CIRCUIT 2



This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

| TABLE 6-3: | SPECIAL FUNCTION REGISTERS |
|------------|----------------------------|
|------------|----------------------------|

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other resets (3) |
|--------------------|---------|------------------------------------|---------------|---------------|--------------|--------------|---------------|-------------|-------------|-------------------------------|-------------------------------------|
| Unbanke | ed | | | | | | | | | | |
| 00h | INDF0 | Uses con | tents of FS | R0 to addres | s data mem | ory (not a p | hysical regis | ster) | | | |
| 01h | FSR0 | Indirect d | ata memory | / address po | inter 0 | | | | | xxxx xxxx | uuuu uuuu |
| 02h | PCL | Low orde | r 8-bits of P | С | | | | | | 0000 0000 | 0000 0000 |
| 03h ⁽¹⁾ | PCLATH | Holding re | egister for u | pper 8-bits o | of PC | | | | | 0000 0000 | uuuu uuuu |
| 04h | ALUSTA | FS3 FS2 FS1 FS0 OV Z DC C | | | | | | | | 1111 xxxx | 1111 uuuu |
| 05h | TOSTA | INTEDG TOSE TOCS PS3 PS2 PS1 PS0 - | | | | | | | | 0000 000- | 0000 000- |
| 06h ⁽²⁾ | CPUSTA | — | — | STKAV | GLINTD | TO | PD | _ | — | 11 11 | 11 qq |
| 07h | INTSTA | PEIF | TOCKIF | T0IF | INTF | PEIE | TOCKIE | TOIE | INTE | 0000 0000 | 0000 0000 |
| 08h | INDF1 | Uses con | tents of FS | R1 to addres | s data mem | ory (not a p | hysical regis | ster) | 1 | | |
| 09h | FSR1 | Indirect d | ata memory | / address po | inter 1 | | | | | xxxx xxxx | uuuu uuuu |
| 0Ah | WREG | Working r | egister | | | | | | | XXXX XXXX | uuuu uuuu |
| 0Bh | TMR0L | TMR0 reg | gister; low b | yte | | | | | | xxxx xxxx | uuuu uuuu |
| 0Ch | TMR0H | TMR0 reg | gister; high | byte | | | | | | xxxx xxxx | uuuu uuuu |
| 0Dh | TBLPTRL | Low byte | of program | memory tab | le pointer | | | | | (4) | (4) |
| 0Eh | TBLPTRH | High byte | of program | memory tal | ole pointer | | | | | (4) | (4) |
| 0Fh | BSR | Bank sele | ect register | | | | | | | 0000 0000 | 0000 0000 |
| Bank 0 | | | | | | | | | | - | |
| 10h | PORTA | RBPU | _ | RA5 | RA4 | RA3 | RA2 | RA1/T0CKI | RA0/INT | 0-xx xxxx | 0-uu uuuu |
| 11h | DDRB | Data dire | ction registe | er for PORTE | 3 | | | | | 1111 1111 | 1111 1111 |
| 12h | PORTB | PORTB d | ata latch | | | | | | | xxxx xxxx | uuuu uuuu |
| 13h | RCSTA | SPEN | RX9 | SREN | CREN | — | FERR | OERR | RX9D | 0000 -00x | 0000 -00u |
| 14h | RCREG | Serial por | t receive re | gister | | | | | | xxxx xxxx | uuuu uuuu |
| 15h | TXSTA | CSRC | TX9 | TXEN | SYNC | — | — | TRMT | TX9D | 00001x | 00001u |
| 16h | TXREG | Serial por | t transmit r | egister | | | | | | xxxx xxxx | uuuu uuuu |
| 17h | SPBRG | Baud rate | generator | register | | | | | | xxxx xxxx | uuuu uuuu |
| Bank 1 | | | | | | | | | | | |
| 10h | DDRC | Data dire | ction registe | er for PORT | 2 | | | | | 1111 1111 | 1111 1111 |
| 11h | PORTC | RC7/ AD7 | RC6/ AD6 | RC5/ AD5 | RC4/ AD4 | RC3/ AD3 | RC2/ AD2 | RC1/ AD1 | RC0/ AD0 | xxxx xxxx | uuuu uuuu |
| 12h | DDRD | Data dire | ction registe | er for PORT |) | | | | | 1111 1111 | 1111 1111 |
| 13h | PORTD | RD7/ AD15 | RD6/ AD14 | RD5/ AD13 | RD4/ AD12 | RD3/ AD11 | RD2/ AD10 | RD1/ AD9 | RD0/ AD8 | xxxx xxxx | uuuu uuuu |
| 14h | DDRE | Data dire | ction registe | er for PORTE | - | | | | - | 111 | 111 |
| 15h | PORTE | _ | — | — | — | — | RE2/WR | RE1/OE | RE0/ALE | xxx | uuu |
| 16h | PIR | RBIF | TMR3IF | TMR2IF | TMR1IF | CA2IF | CA1IF | TXIF | RCIF | 0000 0010 | 0000 0010 |
| 17h | PIE | RBIE | TMR3IE | TMR2IE | TMR1IE | CA2IE | CA1IE | TXIE | RCIE | 0000 0000 | 0000 0000 |

x = unknown, u = unchanged, - = unimplemented read as '0', q - value depends on condition. Shaded cells are unimplemented, read as '0'. The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose contents are updated Legend: Note 1:

from or transferred to the upper byte of the program counter. The TO and PD status bits in CPUSTA are not affected by a MCLR reset. 2:

3: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

4:

The following values are for both TBLPTRL and TBLPTRH: All PIC17C4X devices (Power-on Reset 0000 0000) and (All other resets 0000 0000) except the PIC17C42 (Power-on Reset xxxx xxxx) and (All other resets uuuu uuuu)

5: The PRODL and PRODH registers are not implemented on the PIC17C42.

6.2.2.2 CPU STATUS REGISTER (CPUSTA)

The CPUSTA register contains the status and control bits for the CPU. This register is used to globally enable/disable interrupts. If only a specific interrupt is desired to be enabled/disabled, please refer to the INTerrupt STAtus (INTSTA) register and the Peripheral Interrupt Enable (PIE) register. This register also indicates if the stack is available and contains the Power-down (PD) and Time-out (TO) bits. The TO, PD, and STKAV bits are not writable. These bits are set and cleared according to device logic. Therefore, the result of an instruction with the CPUSTA register as destination may be different than intended.

FIGURE 6-8: CPUSTA REGISTER (ADDRESS: 06h, UNBANKED)



FIGURE 9-2: RA2 AND RA3 BLOCK DIAGRAM





 \overline{OE} = SPEN,SYNC,TXEN, \overline{CREN} , \overline{SREN} for RA4 \overline{OE} = SPEN (\overline{SYNC} +SYNC, \overline{CSRC}) for RA5

Note: I/O pins have protection diodes to VDD and VSS.

| TABLE 9-1: | POF | RIA FU | NCTI | ONS | |
|------------|-----|--------|------|-----|--|
| | | | | | |

.

_ _ _ _

| Name | Bit0 | Buffer Type | Function |
|-----------|------|-------------|---|
| RA0/INT | bit0 | ST | Input or external interrupt input. |
| RA1/T0CKI | bit1 | ST | Input or clock input to the TMR0 timer/counter, and/or an external interrupt input. |
| RA2 | bit2 | ST | Input/Output. Output is open drain type. |
| RA3 | bit3 | ST | Input/Output. Output is open drain type. |
| RA4/RX/DT | bit4 | ST | Input or USART Asynchronous Receive or USART Synchronous Data. |
| RA5/TX/CK | bit5 | ST | Input or USART Asynchronous Transmit or USART Synchronous Clock. |
| RBPU | bit7 | — | Control bit for PORTB weak pull-ups. |

Legend: ST = Schmitt Trigger input.

TABLE 9-2: REGISTERS/BITS ASSOCIATED WITH PORTA

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other resets (Note1) |
|---------------|-------|--------|-------|-------|-------|-------|-------|-----------|---------|-------------------------------|---|
| 10h, Bank 0 | PORTA | RBPU | - | RA5 | RA4 | RA3 | RA2 | RA1/T0CKI | RA0/INT | 0-xx xxxx | 0-uu uuuu |
| 05h, Unbanked | TOSTA | INTEDG | T0SE | TOCS | PS3 | PS2 | PS1 | PS0 | — | 0000 000- | 0000 000- |
| 13h, Bank 0 | RCSTA | SPEN | RC9 | SREN | CREN | _ | FERR | OERR | RC9D | 0000 -00x | 0000 -00u |
| 15h, Bank 0 | TXSTA | CSRC | TX9 | TXEN | SYNC | — | _ | TRMT | TX9D | 00001x | 00001u |

Legend: x = unknown, u = unchanged, - = unimplemented reads as '0'. Shaded cells are not used by PORTA. Note 1: Other (non power-up) resets include: external reset through \overline{MCLR} and the Watchdog Timer Reset. NOTES:

13.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. Table 13-1 shows the formula for computation of the baud rate for different USART modes. These only apply when the USART is in synchronous master mode (internal clock) and asynchronous mode.

Given the desired baud rate and Fosc, the nearest integer value between 0 and 255 can be calculated using the formula below. The error in baud rate can then be determined.

TABLE 13-1: BAUD RATE FORMULA

| SYNC | Mode | Baud Rate |
|------|--------------|----------------|
| 0 | Asynchronous | Fosc/(64(X+1)) |
| 1 | Synchronous | Fosc/(4(X+1)) |

X = value in SPBRG (0 to 255)

Example 13-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600 SYNC = 0

EXAMPLE 13-1: CALCULATING BAUD RATE ERROR

Desired Baud rate=Fosc / (64 (X + 1))

 $9600 = \frac{16000000}{(64 (X + 1))}$

X = 25.042 = 25

Calculated Baud Rate=16000000 / (64 (25 + 1))

= 9615

- Error = <u>(Calculated Baud Rate Desired Baud Rate)</u> Desired Baud Rate
 - = (9615 9600) / 9600
 - = 0.16%

Writing a new value to the SPBRG, causes the BRG timer to be reset (or cleared), this ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

TABLE 13-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other resets (Note1) |
|-------------|-------|-----------|-----------|-------------|-------|-------|-------|-------|-------|-------------------------------|---|
| 13h, Bank 0 | RCSTA | SPEN | RX9 | SREN | CREN | _ | FERR | OERR | RX9D | 0000 -00x | 0000 -00u |
| 15h, Bank 0 | TXSTA | CSRC | TX9 | TXEN | SYNC | — | _ | TRMT | TX9D | 00001x | 0000lu |
| 17h, Bank 0 | SPBRG | Baud rate | generator | or register | | | | | | XXXX XXXX | uuuu uuuu |

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used by the Baud Rate Generator. Note 1: Other (non power-up) resets include: external reset through \overline{MCLR} and Watchdog Timer Reset.

PIC17C4X

| TABLE 13-3: | BAUD RATES FOR SYNCHRONOUS MODE |
|-------------|--|
| | |

| BAUD RATE (K) | Fosc = 3 | 3 MHz %ERROR | SPBRG value (decimal) | Fosc = 2 | 5 MHz %ERROR | SPBRG value (decimal) | FOSC = 2 | 0 MHz %ERROR | SPBRG value (decimal) | Fosc = 1 | 6 MHz %ERROR | SPBRG value (decimal) |
|---------------------|----------|-----------------|-----------------------------|----------|-----------------|-----------------------------|----------|--------------------|-----------------------------|----------|-----------------|-----------------------------|
| () | | /02111011 | (accinal) | | ,02111.011 | (40011141) | | <i>/</i> 021111011 | (uconnai) | | ,02111.011 | (uconnai) |
| 0.3 | NA | — | _ | NA | — | _ | NA | _ | _ | NA | _ | — |
| 1.2 | NA | - | _ | NA | — | _ | NA | _ | _ | NA | _ | _ |
| 2.4 | NA | — | — | NA | — | — | NA | — | — | NA | — | — |
| 9.6 | NA | _ | — | NA | _ | — | NA | _ | — | NA | _ | _ |
| 19.2 | NA | — | _ | NA | — | _ | 19.53 | +1.73 | 255 | 19.23 | +0.16 | 207 |
| 76.8 | 77.10 | +0.39 | 106 | 77.16 | +0.47 | 80 | 76.92 | +0.16 | 64 | 76.92 | +0.16 | 51 |
| 96 | 95.93 | -0.07 | 85 | 96.15 | +0.16 | 64 | 96.15 | +0.16 | 51 | 95.24 | -0.79 | 41 |
| 300 | 294.64 | -1.79 | 27 | 297.62 | -0.79 | 20 | 294.1 | -1.96 | 16 | 307.69 | +2.56 | 12 |
| 500 | 485.29 | -2.94 | 16 | 480.77 | -3.85 | 12 | 500 | 0 | 9 | 500 | 0 | 7 |
| HIGH | 8250 | — | 0 | 6250 | — | 0 | 5000 | — | 0 | 4000 | — | 0 |
| LOW | 32.22 | _ | 255 | 24.41 | _ | 255 | 19.53 | _ | 255 | 15.625 | _ | 255 |

| BAUD | Fosc = 10 M | Hz | SPBRG | Fosc = 7.159 |) MHz | SPBRG | FOSC = 5.068 | 3 MHz | SPBRG |
|---|---|--|---|--|--|--|--|--|--|
| RATE (K) | KBAUD | %ERROR | value (decimal) | KBAUD | %ERROR | value (decimal) | KBAUD | %ERROR | value (decimal) |
| 0.3 | NA | _ | _ | NA | _ | _ | NA | _ | |
| 1.2 | NA | _ | _ | NA | _ | _ | NA | _ | _ |
| 2.4 | NA | _ | _ | NA | _ | _ | NA | _ | _ |
| 9.6 | 9.766 | +1.73 | 255 | 9.622 | +0.23 | 185 | 9.6 | 0 | 131 |
| 19.2 | 19.23 | +0.16 | 129 | 19.24 | +0.23 | 92 | 19.2 | 0 | 65 |
| 76.8 | 75.76 | -1.36 | 32 | 77.82 | +1.32 | 22 | 79.2 | +3.13 | 15 |
| 96 | 96.15 | +0.16 | 25 | 94.20 | -1.88 | 18 | 97.48 | +1.54 | 12 |
| 300 | 312.5 | +4.17 | 7 | 298.3 | -0.57 | 5 | 316.8 | +5.60 | 3 |
| 500 | 500 | 0 | 4 | NA | _ | _ | NA | _ | _ |
| HIGH | 2500 | _ | 0 | 1789.8 | _ | 0 | 1267 | _ | 0 |
| LOW | 9.766 | _ | 255 | 6.991 | _ | 255 | 4.950 | _ | 255 |
| | | | | | | | | | |
| BAUD | Fosc = 3.579 | MHz | SPBRG | Fosc = 1 MH | Z | SPBRG | Fosc = 32.76 | 8 kHz | SPBRG |
| BAUD RATE (K) | Fosc = 3.579 KBAUD | MHz %ERROR | SPBRG value (decimal) | Fosc = 1 MH KBAUD | z %ERROR | SPBRG value (decimal) | Fosc = 32.76 KBAUD | 68 kHz %ERROR | SPBRG value (decimal) |
| BAUD RATE (K) | Fosc = 3.579 KBAUD NA | MHz %ERROR — | SPBRG value (decimal) | Fosc = 1 MH KBAUD NA | z %ERROR — | SPBRG value (decimal) | Fosc = 32.76 KBAUD 0.303 | 68 kHz %ERROR +1.14 | SPBRG value (decimal) 26 |
| BAUD RATE (K) 0.3 1.2 | Fosc = 3.579 KBAUD NA NA | MHz %ERROR — — | SPBRG value (decimal) — | Fosc = 1 MH KBAUD NA 1.202 | z %ERROR — +0.16 | SPBRG value (decimal) — 207 | Fosc = 32.76 KBAUD 0.303 1.170 | 58 kHz %ERROR +1.14 -2.48 | SPBRG value (decimal) 26 6 |
| BAUD RATE (K) 0.3 1.2 2.4 | Fosc = 3.579 KBAUD NA NA NA | MHz %ERROR — — — | SPBRG value (decimal) — — | Fosc = 1 MH KBAUD NA 1.202 2.404 | z %ERROR +0.16 +0.16 | SPBRG value (decimal) — 207 103 | FOSC = 32.76 KBAUD 0.303 1.170 NA | 68 kHz %ERROR +1.14 -2.48 — | SPBRG value (decimal) 26 6 — |
| BAUD RATE (K) 0.3 1.2 2.4 9.6 | Fosc = 3.579 KBAUD NA NA 9.622 | MHz %ERROR +0.23 | SPBRG value (decimal) — — — 92 | Fosc = 1 MH KBAUD NA 1.202 2.404 9.615 | z %ERROR | SPBRG value (decimal) — 207 103 25 | FOSC = 32.76 KBAUD 0.303 1.170 NA NA | 8 kHz %ERROR +1.14 -2.48 | SPBRG value (decimal) 26 6 |
| BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 | Fosc = 3.579 KBAUD NA NA 9.622 19.04 | MHz %ERROR +0.23 -0.83 | SPBRG value (decimal) — — — 92 46 | Fosc = 1 MH KBAUD NA 1.202 2.404 9.615 19.24 | z %ERROR | SPBRG value (decimal) — 207 103 25 12 | Fosc = 32.76 KBAUD 0.303 1.170 NA NA NA | 58 kHz %ERROR +1.14 -2.48 | SPBRG value (decimal) 26 6 |
| BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 | Fosc = 3.579 KBAUD NA NA 9.622 19.04 74.57 | MHz %ERROR — — +0.23 -0.83 -2.90 | SPBRG value (decimal) — — 92 46 11 | FOSC = 1 MH KBAUD NA 1.202 2.404 9.615 19.24 83.34 | Z %ERROR +0.16 +0.16 +0.16 +0.16 +0.16 +8.51 | SPBRG value (decimal) — 207 103 25 12 2 2 | Fosc = 32.76 KBAUD 0.303 1.170 NA NA NA NA | 58 kHz %ERROR +1.14 -2.48 | SPBRG value (decimal) 26 6 |
| BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 | Fosc = 3.579 KBAUD NA NA 9.622 19.04 74.57 99.43 | MHz %ERROR — — +0.23 -0.83 -2.90 _3.57 | SPBRG value (decimal) — — — 92 46 11 8 | FOSC = 1 MH KBAUD NA 1.202 2.404 9.615 19.24 83.34 NA | z <u>~</u> +0.16 +0.16 +0.16 +0.16 +8.51 _ | SPBRG value (decimal) — 207 103 25 12 2 2 | Fosc = 32.76 KBAUD 0.303 1.170 NA NA NA NA NA | 58 kHz %ERROR +1.14 -2.48 | SPBRG value (decimal) 26 6 |
| BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300 | Fosc = 3.579 KBAUD NA NA 9.622 19.04 74.57 99.43 298.3 | MHz %ERROR — +0.23 -0.83 -2.90 _3.57 -0.57 | SPBRG value (decimal) — — 92 46 11 8 2 | Fosc = 1 MH KBAUD NA 1.202 2.404 9.615 19.24 83.34 NA NA | Z %ERROR +0.16 +0.16 +0.16 +0.16 +8.51 | SPBRG value (decimal) — 207 103 25 12 2 2 — 2 — | Fosc = 32.76 KBAUD 0.303 1.170 NA NA NA NA NA NA | 68 kHz %ERROR +1.14 -2.48 | SPBRG value (decimal) 26 6 |
| BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300 500 | Fosc = 3.579 KBAUD NA NA 9.622 19.04 74.57 99.43 298.3 NA | MHz %ERROR — +0.23 -0.83 -2.90 _3.57 -0.57 — | SPBRG value (decimal) — — 92 46 11 8 2 | Fosc = 1 MH KBAUD NA 1.202 2.404 9.615 19.24 83.34 NA NA NA | Z %ERROR +0.16 +0.16 +0.16 +8.51 | SPBRG value (decimal) 207 103 25 12 2 2 2 | Fosc = 32.76 KBAUD 0.303 1.170 NA NA NA NA NA NA NA | 58 kHz %ERROR +1.14 -2.48 | SPBRG value (decimal) 26 6 |
| BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300 500 HIGH | Fosc = 3.579 KBAUD NA NA 9.622 19.04 74.57 99.43 298.3 NA 894.9 | MHz %ERROR — +0.23 -0.83 -2.90 _3.57 -0.57 — _ _ | SPBRG value (decimal) — — 92 46 11 8 2 — 0 | Fosc = 1 MH KBAUD NA 1.202 2.404 9.615 19.24 83.34 NA NA NA NA 250 | Z %ERROR +0.16 +0.16 +0.16 +0.16 +8.51 | SPBRG value (decimal) 207 103 25 12 2 2 0 | Fosc = 32.76 KBAUD 0.303 1.170 NA NA NA NA NA NA NA NA NA S.192 | 68 kHz %ERROR +1.14 -2.48 | SPBRG value (decimal) 26 6 0 |

13.2 USART Asynchronous Mode

In this mode, the USART uses standard nonreturn-to-zero (NRZ) format (one start bit, eight or nine data bits, and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock x64 of the bit shift rate. Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

The asynchronous mode is selected by clearing the SYNC bit (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

13.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 13-3. The heart of the transmitter is the transmit shift register (TSR). The shift register obtains its data from the read/write transmit buffer (TXREG). TXREG is loaded with data in software. The TSR is not loaded until the stop bit has been transmitted from the previous load. As soon as the stop bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cycle), the TXREG is empty and an interrupt bit, TXIF (PIR<1>) is set. This interrupt can be enabled or disabled by the TXIE bit (PIE<1>). TXIF will be set regardless of TXIE and cannot be reset in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of the TXREG, the TRMT (TXSTA<1>) bit shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty.

| Note: | The TSR is not mapped in data memory, | | | | | |
|-------------------------------------|---------------------------------------|--|--|--|--|--|
| so it is not available to the user. | | | | | | |

Transmission enabled setting is by the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 13-5). The transmission can also be started by first loading TXREG and then setting TXEN. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to TSR resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 13-6). Clearing TXEN during a transmission will cause the transmission to be aborted. This will reset the transmitter and the RA5/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty).

Steps to follow when setting up an Asynchronous Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. Load data to the TXREG register.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 7. Enable the transmission by setting TXEN (starts transmission).

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner then doing these two events in the opposite order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is re-enabled.

13.4 USART Synchronous Slave Mode

The synchronous slave mode differs from the master mode in the fact that the shift clock is supplied externally at the RA5/TX/CK pin (instead of being supplied internally in the master mode). This allows the device to transfer or receive data in the SLEEP mode. The slave mode is entered by clearing the CSRC (TXSTA<7>) bit.

13.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the sync master and slave modes are identical except in the case of the SLEEP mode.

If two words are written to TXREG and then the SLEEP instruction executes, the following will occur. The first word will immediately transfer to the TSR and will transmit as the shift clock is supplied. The second word will remain in TXREG. TXIF will not be set. When the first word has been shifted out of TSR, TXREG will transfer the second word to the TSR and the TXIF flag will now be set. If TXIE is enabled, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, then the program will branch to interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting the SYNC and SPEN bits and clearing the CSRC bit.
- 2. Clear the CREN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. Start transmission by loading data to TXREG.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 7. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner then doing these two events in the reverse order.



13.4.2 USART SYNCHRONOUS SLAVE RECEPTION

Operation of the synchronous master and slave modes are identical except in the case of the SLEEP mode. Also, SREN is a don't care in slave mode.

If receive is enabled (CREN) prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR will transfer the data to RCREG (setting RCIF) and if the RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Reception:

- 1. Enable the synchronous master serial port by setting the SYNC and SPEN bits and clearing the CSRC bit.
- 2. If interrupts are desired, then set the RCIE bit.
- 3. If 9-bit reception is desired, then set the RX9 bit.
- 4. To enable reception, set the CREN bit.
- 5. The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit was set.
- 6. Read RCSTA to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading RCREG.
- 8. If any error occurred, clear the error by clearing the CREN bit.

Note: To abort reception, either clear the SPEN bit, the SREN bit (when in single receive mode), or the CREN bit (when in continuous receive mode). This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.

14.1 Configuration Bits

The PIC17CXX has up to seven configuration locations (Table 14-1). These locations can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. Any write to a configuration location, regardless of the data, will program that configuration bit. A TABLWT instruction is required to write to program memory locations. The configuration bits can be read by using the TABLRD instructions. Reading any configuration location between FE00h and FE07h will read the low byte of the configuration word (Figure 14-1) into the TABLATL register. The TABLATH register will be FFh. Reading a configuration location between FE08h and FE0Fh will read the high byte of the configuration word into the TABLATL register. The TABLATH register will be FFh.

Addresses FE00h thorough FE0Fh are only in the program memory space for microcontroller and code protected microcontroller modes. A device programmer will be able to read the configuration word in any processor mode. See programming specifications for more detail.

TABLE 14-1: CONFIGURATION LOCATIONS

| Bit | Address |
|--------------------|----------------------|
| FOSC0 | FE00h |
| FOSC1 | FE01h |
| WDTPS0 | FE02h |
| WDTPS1 | FE03h |
| PM0 | FE04h |
| PM1 | FE06h |
| PM2 ⁽¹⁾ | FE0Fh ⁽¹⁾ |

Note 1: This location does not exist on the PIC17C42.

| Note: | When programming the desired configura- | | | | |
|-------|--|--------|----------|------|---------|
| | tion locations, they must be programmed in | | | | |
| | ascending | order. | Starting | with | address |
| | FE00h. | | | | |

14.2 Oscillator Configurations

14.2.1 OSCILLATOR TYPES

The PIC17CXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:

- LF: Low Power Crystal
- XT: Crystal/Resonator
- EC: External Clock Input
- RC: Resistor/Capacitor

14.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT or LF modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 14-2). The PIC17CXX Oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications.

For frequencies above 20 MHz, it is common for the crystal to be an overtone mode crystal. Use of overtone mode crystals require a tank circuit to attenuate the gain at the fundamental frequency. Figure 14-3 shows an example of this.

FIGURE 14-2: CRYSTAL OR CERAMIC RESONATOR OPERATION (XT OR LF OSC CONFIGURATION)



Note 1: A series resistor may be required for AT strip cut crystals.

PIC17C4X

| INFS | SNZ | Increment f, skip if not 0 | | | | | | |
|---|----------------------|---|--|---|--|--|--|--|
| Synt | tax: | [label] | NFSNZ | f,d | | | | |
| Ope | rands: | 0 ≤ f ≤ 25 d ∈ [0,1] | 0 ≤ f ≤ 255 d ∈ [0,1] | | | | | |
| Ope | ration: | (f) + 1 \rightarrow | (dest), s | kip if ı | not 0 | | | |
| Stat | us Affected: | None | | | | | | |
| Enco | oding: | 0010 | 010d | fff | f ffff | | | |
| Des | cription: | The conter mented. If WREG. If ' back in reg If the resul which is al and an NO it a two-cyc | nts of reg 'd' is 0 the d' is 1 the jister 'f'. t is not 0, ready feto P is exect cle instruc | the ne the ne ched, is uted in | are incre- t is placed in is placed xt instruction, s discarded, stead making | | | |
| Wor | ds: | 1 | 1 | | | | | |
| Cycl | es: | 1(2) | 1(2) | | | | | |
| QC | ycle Activity: | | | | | | | |
| | Q1 | Q2 | Q | 3 | Q4 | | | |
| | Decode | Read register 'f' | Exec | ute | Write to destination | | | |
| lf sk | ip: | | • | • | | | | |
| | Q1 | Q2 | Q | 3 | Q4 | | | |
| | Forced NOP | NOP | Exec | ute | NOP | | | |
| <u>Exa</u> | <u>mple</u> : | HERE ZERO NZERO | INFSNZ | REG | , 1 | | | |
| | Before Instru REG | iction = REG | | | | | | |
| After Instruction REG = REG + 1 $If REG = 1;$ $PC = Address (ZERO)$ $If REG = 0;$ $PC = Address (NZERO)$ | | | | | | | | |

| IORL | w | Inclusiv | Inclusive OR Literal with WREG | | | | | |
|----------------|------------------------|---------------------------------------|---------------------------------------|------------------|--------------|---------------------|--|--|
| Synta | ax: | [label] | IORLW | k | | | | |
| Oper | ands: | $0 \le k \le 2$ | 255 | | | | | |
| Oper | ation: | (WREG) | .OR. (k) | \rightarrow (W | RE | G) | | |
| Statu | s Affected: | Z | | | | | | |
| Enco | ding: | 1011 | 0011 | kkk | ĸk | kkkk | | |
| Desc | ription: | The content the eight placed in | ents of WR bit literal 'k WREG. | EG ar .'. The | e Ol resu | R'ed with Ilt is | | |
| Word | ls: | 1 | | | | | | |
| Cycle | es: | 1 | | | | | | |
| Q Cy | cle Activity: | | | | | | | |
| _ | Q1 | Q2 | Q | 3 Q4 | | Q4 | | |
| | Decode | Read literal 'k' | Exect | ute | V V | Vrite to VREG | | |
| <u>Exan</u> | <u>nple</u> : | IORLW | 0x35 | | | | | |
| Before Instruc | | iction | | | | | | |
| WREG = | | = 0x9A | | | | | | |
| / | After Instruct WREG | tion = 0xBF | | | | | | |

17.3 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created using one of the following formats:

- 1. TppS2ppS
- 2. TppS

| Т | | | | |
|--------|---------------------------------------|------|---------------------------|--|
| F | Frequency | Т | Time | |
| Lowerc | case symbols (pp) and their meanings: | | | |
| рр | | | | |
| ad | Address/Data | ost | Oscillator Start-up Timer | |
| al | ALE | pwrt | Power-up Timer | |
| сс | Capture1 and Capture2 | rb | PORTB | |
| ck | CLKOUT or clock | rd | RD | |
| dt | Data in | rw | RD or WR | |
| in | INT pin | tO | ТОСКІ | |
| io | I/O port | t123 | TCLK12 and TCLK3 | |
| mc | MCLR | wdt | Watchdog Timer | |
| oe | ŌĒ | wr | WR | |
| os | OSC1 | | | |
| Upperc | case symbols and their meanings: | | | |
| S | | | | |
| D | Driven | L | Low | |
| E | Edge | P | Period | |
| F | Fall | R | Rise | |
| н | High | V | Valid | |
| | Invalid (Hi-impedance) | Z | Hi-impedance | |

PIC17C4X

Applicable Devices 42 R42 42A 43 R43 44

17.4 <u>Timing Diagrams and Specifications</u>



TABLE 17-2: EXTERNAL CLOCK TIMING REQUIREMENTS

| Parameter | | | | | | | |
|-----------|-------|-----------------------------------|------|--------|-------|-------|---------------------------|
| No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
| | Fosc | External CLKIN Frequency | DC | — | 16 | MHz | EC osc mode - PIC17C42-16 |
| | | (Note 1) | DC | — | 25 | MHz | - PIC17C42-25 |
| | | Oscillator Frequency | DC | _ | 4 | MHz | RC osc mode |
| | | (Note 1) | 1 | — | 16 | MHz | XT osc mode - PIC17C42-16 |
| | | | 1 | — | 25 | MHz | - PIC17C42-25 |
| | | | DC | — | 2 | MHz | LF osc mode |
| 1 | Tosc | External CLKIN Period | 62.5 | — | — | ns | EC osc mode - PIC17C42-16 |
| | | (Note 1) | 40 | — | — | ns | - PIC17C42-25 |
| | | Oscillator Period | 250 | — | — | ns | RC osc mode |
| | | (Note 1) | 62.5 | — | 1,000 | ns | XT osc mode - PIC17C42-16 |
| | | | 40 | — | 1,000 | ns | - PIC17C42-25 |
| | | | 500 | — | — | ns | LF osc mode |
| 2 | Тсү | Instruction Cycle Time (Note 1) | 160 | 4/Fosc | DC | ns | |
| 3 | TosL, | Clock in (OSC1) High or Low Time | 10 ‡ | — | — | ns | EC oscillator |
| | TosH | | | | | | |
| 4 | TosR, | Clock in (OSC1) Rise or Fall Time | — | — | 5‡ | ns | EC oscillator |
| | IOSE | | | | | | |

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Instruction cycle period (Tcγ) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 18-13: WDT TIMER TIME-OUT PERIOD vs. VDD



FIGURE 18-14: IOH vs. VOH, VDD = 3V



19.3 **DC CHARACTERISTICS:**

PIC17CR42/42A/43/R43/44-16 (Commercial, Industrial) PIC17CR42/42A/43/R43/44-25 (Commercial, Industrial) PIC17CR42/42A/43/R43/44-33 (Commercial, Industrial) PIC17LCR42/42A/43/R43/44-08 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated) Operating temperature

DC CH

D030

D031 D032

D033

D040

D041 D042 D043 D050

| DC CHARA | CTERI | STICS | | | -40°C 0°C | : TA ≥ : TA ≥ | ≤ +85°C for industrial and ≤ +70°C for commercial |
|-----------|-------|---------------------------------------|--------------|-----------|--------------|------------------|--|
| | | | Operating ve | oltage VI | D range a | s desc | ribed in Section 19.1 |
| Parameter | | | | | | | |
| No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
| | | Input Low Voltage | | | | | |
| | VIL | I/O ports | | | | | |
| D030 | | with TTL buffer | Vss | - | 0.8 | V | $4.5V \le VDD \le 5.5V$ |
| | | | Vss | - | 0.2Vdd | V | $2.5V \le VDD \le 4.5V$ |
| D031 | | with Schmitt Trigger buffer | Vss | - | 0.2Vdd | V | |
| D032 | | MCLR, OSC1 (in EC and RC mode) | Vss | - | 0.2Vdd | V | Note1 |
| D033 | | OSC1 (in XT, and LF mode) | - | 0.5Vdd | _ | V | |
| | | Input High Voltage | | | | | |
| | Vін | I/O ports | | | | | |
| D040 | | with TTL buffer | 2.0 | - | Vdd | V | $4.5V \le VDD \le 5.5V$ |
| | | | 1 + 0.2VDD | - | Vdd | V | $2.5V \le VDD \le 4.5V$ |
| D041 | | with Schmitt Trigger buffer | 0.8Vdd | - | Vdd | V | |
| D042 | | MCLR | 0.8Vdd | _ | Vdd | V | Note1 |
| D043 | | OSC1 (XT, and LF mode) | _ | 0.5Vdd | _ | V | |
| D050 | VHYS | Hysteresis of | 0.15Vdd * | - | - | V | |
| | | Schmitt Trigger inputs | | | | | |
| | | Input Leakage Current (Notes 2, 3) | | | | | |
| D060 | lı∟ | I/O ports (except RA2, RA3) | _ | - | ±1 | μA | Vss \leq VPIN \leq VDD, I/O Pin at hi-impedance |

| | | | | | | | disabled |
|-------|-------|----------------------------|----|-----|------|----|---|
| D061 | | MCLR | _ | _ | ±2 | μA | VPIN = Vss or VPIN = VDD |
| D062 | | RA2, RA3 | | | ±2 | μA | $Vss \le Vra2$, $Vra3 \le 12V$ |
| D063 | | OSC1, TEST (EC, RC modes) | - | _ | ±1 | μA | $Vss \le VPIN \le VDD$ |
| D063B | | OSC1, TEST (XT, LF modes) | - | - | VPIN | μA | $R_F \ge 1 M\Omega$, see Figure 14.2 |
| D064 | | MCLR | - | _ | 10 | μA | VMCLR = VPP = 12V (when not programming) |
| D070 | IPURB | PORTB weak pull-up current | 60 | 200 | 400 | μA | VPIN = Vss, $\overline{\text{RBPU}} = 0$ 4.5V \leq VDD \leq 6.0V |

These parameters are characterized but not tested.

t Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

ŧ These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

FIGURE 19-9: USART MODULE: SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



TABLE 19-9: SYNCHRONOUS TRANSMISSION REQUIREMENTS

| Param | | | | | | | | |
|-------|------------|-----------------------------------|------------------------------------|---------|--------|--------|---------|-------------|
| No. | Sym | Characteristic | | Min | Тур† | Max | Units | Conditions |
| 120 | TckH2dtV | SYNC XMIT (MASTER & | | | | | | |
| | | <u>SLAVE)</u> | PIC17CR42/42A/43/R43/44 | — | - | 50 | ns | |
| | | Clock high to data out valid | PIC17LCR42/42A/43/R43/44 | | — | 75 | ns | |
| 121 | TckRF | Clock out rise time and fall time | PIC17CR42/42A/43/R43/44 | _ | _ | 25 | ns | |
| | | (Master Mode) | PIC17LCR42/42A/43/R43/44 | _ | _ | 40 | ns | |
| 122 | TdtRF | Data out rise time and fall time | PIC17CR42/42A/43/R43/44 | _ | _ | 25 | ns | |
| | | | PIC17LCR42/42A/43/R43/44 | _ | _ | 40 | ns | |
| + | Data in "T | yp" column is at 5V, 25°C unless | otherwise stated. These parameters | are for | design | guidan | ce only | and are not |

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 19-10: USART MODULE: SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



TABLE 19-10: SYNCHRONOUS RECEIVE REQUIREMENTS

| Parameter No. | Sym | Characteristic | Min | Тур† | Мах | Units | Conditions |
|------------------|----------|--|-----|------|-----|-------|------------|
| 125 | TdtV2ckL | SYNC RCV (MASTER & SLAVE) Data hold before CK↓ (DT hold time) | 15 | _ | _ | ns | |
| 126 | TckL2dtl | Data hold after CK \downarrow (DT hold time) | 15 | _ | _ | ns | |

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 20-13: WDT TIMER TIME-OUT PERIOD vs. VDD



FIGURE 20-14: IOH vs. VOH, VDD = 3V



APPENDIX C: WHAT'S NEW

The structure of the document has been made consistent with other data sheets. This ensures that important topics are covered across all PIC16/17 families. Here is an overview of new features.

Added the following devices:

PIC17CR42

PIC17C42A

PIC17CR43

A 33 MHz option is now available.

APPENDIX D: WHAT'S CHANGED

To make software more portable across the different PIC16/17 families, the name of several registers and control bits have been changed. This allows control bits that have the same function, to have the same name (regardless of processor family). Care must still be taken, since they may not be at the same special function register address. The following shows the register and bit names that have been changed:

| Old Name | New Name |
|----------|----------|
| TX8/9 | TX9 |
| RC8/9 | RX9 |
| RCD8 | RX9D |
| TXD8 | TX9D |

Instruction DECFSNZ corrected to DCFSNZ

Instruction INCFSNZ corrected to INFSNZ

Enhanced discussion on PWM to include equation for determining bits of PWM resolution.

Section 13.2.2 and 13.3.2 have had the description of updating the FERR and RX9 bits enhanced.

The location of configuration bit PM2 was changed (Figure 6-1 and Figure 14-1).

Enhanced description of the operation of the INTSTA register.

Added note to discussion of interrupt operation.

Tightened electrical spec D110.

Corrected steps for setting up USART Asynchronous Reception.