



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	16MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	16KB (8K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c44-16e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 6.2 Data Memory Organization

Data memory is partitioned into two areas. The first is the General Purpose Registers (GPR) area, while the second is the Special Function Registers (SFR) area. The SFRs control the operation of the device.

Portions of data memory are banked, this is for both areas. The GPR area is banked to allow greater than 232 bytes of general purpose RAM. SFRs are for the registers that control the peripheral functions. Banking requires the use of control bits for bank selection. These control bits are located in the Bank Select Register (BSR). If an access is made to a location outside this banked region, the BSR bits are ignored. Figure 6-5 shows the data memory map organization for the PIC17C42 and Figure 6-6 for all of the other PIC17C4X devices.

Instructions MOVPF and MOVFP provide the means to move values from the peripheral area ("P") to any location in the register file ("F"), and vice-versa. The definition of the "P" range is from 0h to 1Fh, while the "F" range is 0h to FFh. The "P" range has six more locations than peripheral registers (eight locations for the PIC17C42 device) which can be used as General Purpose Registers. This can be useful in some applications where variables need to be copied to other locations in the general purpose RAM (such as saving status information during an interrupt).

The entire data memory can be accessed either directly or indirectly through file select registers FSR0 and FSR1 (Section 6.4). Indirect addressing uses the appropriate control bits of the BSR for accesses into the banked areas of data memory. The BSR is explained in greater detail in Section 6.8.

#### 6.2.1 GENERAL PURPOSE REGISTER (GPR)

All devices have some amount of GPR area. The GPRs are 8-bits wide. When the GPR area is greater than 232, it must be banked to allow access to the additional memory space.

Only the PIC17C43 and PIC17C44 devices have banked memory in the GPR area. To facilitate switching between these banks, the MOVLR bank instruction has been added to the instruction set. GPRs are not initialized by a Power-on Reset and are unchanged on all other resets.

#### 6.2.2 SPECIAL FUNCTION REGISTERS (SFR)

The SFRs are used by the CPU and peripheral functions to control the operation of the device (Figure 6-5 and Figure 6-6). These registers are static RAM.

The SFRs can be classified into two sets, those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described here, while those related to a peripheral feature are described in the section for each peripheral feature.

The peripheral registers are in the banked portion of memory, while the core registers are in the unbanked region. To facilitate switching between the peripheral banks, the MOVLB bank instruction has been provided.

#### 7.1 <u>Table Writes to Internal Memory</u>

A table write operation to internal memory causes a long write operation. The long write is necessary for programming the internal EPROM. Instruction execution is halted while in a long write cycle. The long write will be terminated by any enabled interrupt. To ensure that the EPROM location has been well programmed, a minimum programming time is required (see specification #D114). Having only one interrupt enabled to terminate the long write ensures that no unintentional interrupts will prematurely terminate the long write.

The sequence of events for programming an internal program memory location should be:

- 1. Disable all interrupt sources, except the source to terminate EPROM program write.
- 2. Raise MCLR/VPP pin to the programming voltage.
- 3. Clear the WDT.
- 4. Do the table write. The interrupt will terminate the long write.
- 5. Verify the memory location (table read).
  - **Note:** Programming requirements must be met. See timing specification in electrical specifications for the desired device. Violating these specifications (including temperature) may result in EPROM locations that are not fully programmed and may lose their state over time.

#### 7.1.1 TERMINATING LONG WRITES

An interrupt source or reset are the only events that terminate a long write operation. Terminating the long write from an interrupt source requires that the interrupt enable and flag bits are set. The GLINTD bit only enables the vectoring to the interrupt address.

If the TOCKI, RA0/INT, or TMR0 interrupt source is used to terminate the long write; the interrupt flag, of the highest priority enabled interrupt, will terminate the long write and automatically be cleared.

- **Note 1:** If an interrupt is pending, the TABLWT is aborted (an NOP is executed). The highest priority pending interrupt, from the TOCKI, RA0/INT, or TMR0 sources that is enabled, has its flag cleared.
- **Note 2:** If the interrupt is not being used for the program write timing, the interrupt should be disabled. This will ensure that the interrupt is not lost, nor will it terminate the long write prematurely.

If a peripheral interrupt source is used to terminate the long write, the interrupt enable and flag bits must be set. The interrupt flag will not be automatically cleared upon the vectoring to the interrupt vector address.

If the GLINTD bit is cleared prior to the long write, when the long write is terminated, the program will branch to the interrupt vector.

If the GLINTD bit is set prior to the long write, when the long write is terminated, the program will not vector to the interrupt address.

Interrupt Source	GLINTD	Enable Bit	Flag Bit	Action
RA0/INT, TMR0, T0CKI	0	1	1	Terminate long table write (to internal program memory), branch to interrupt vector (branch clears flag bit).
	0	1	0	None
	1	0	x	None
	1	1	1	Terminate table write, do not branch to interrupt vector (flag is automatically cleared).
Peripheral	0	1	1	Terminate table write, branch to interrupt vector.
	0	1	0	None
	1	0	x	None
	1	1	1	Terminate table write, do not branch to interrupt vector (flag is set).

#### TABLE 7-1: INTERRUPT - TABLE WRITE INTERACTION

### 10.0 OVERVIEW OF TIMER RESOURCES

The PIC17C4X has four timer modules. Each module can generate an interrupt to indicate that an event has occurred. These timers are called:

- Timer0 16-bit timer with programmable 8-bit
- prescaler
- Timer1 8-bit timer
- Timer2 8-bit timer
- Timer3 16-bit timer

For enhanced time-base functionality, two input Captures and two Pulse Width Modulation (PWM) outputs are possible. The PWMs use the TMR1 and TMR2 resources and the input Captures use the TMR3 resource.

#### 10.1 <u>Timer0 Overview</u>

The Timer0 module is a simple 16-bit overflow counter. The clock source can be either the internal system clock (Fosc/4) or an external clock.

The Timer0 module also has a programmable prescaler option. The PS3:PS0 bits (T0STA<4:1>) determine the prescaler value. TMR0 can increment at the following rates: 1:1, 1:2, 1:4, 1:8, 1:16, 1:32, 1:64, 1:128, 1:256.

When TImer0's clock source is an external clock, the Timer0 module can be selected to increment on either the rising or falling edge.

Synchronization of the external clock occurs after the prescaler. When the prescaler is used, the external clock frequency may be higher then the device's frequency. The maximum frequency is 50 MHz, given the high and low time requirements of the clock.

#### 10.2 <u>Timer1 Overview</u>

The TImer0 module is an 8-bit timer/counter with an 8bit period register (PR1). When the TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB4/TCLK12 pin, which can also be selected to be the clock for the Timer2 module.

TMR1 can be concatenated to TMR2 to form a 16-bit timer. The TMR1 register is the LSB and TMR2 is the MSB. When in the 16-bit timer mode, there is a corresponding 16-bit period register (PR2:PR1). When the TMR2:TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled.

### 10.3 <u>Timer2 Overview</u>

The TMR2 module is an 8-bit timer/counter with an 8bit period register (PR2). When the TMR2 value rolls over from the period match value to 0h, the TMR2IF flag is set, and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB4/TCLK12 pin, which can also be selected to be the clock for the TMR1 module.

TMR1 can be concatenated to TMR2 to form a 16-bit timer. The TMR2 register is the MSB and TMR1 is the LSB. When in the 16-bit timer mode, there is a corresponding 16-bit period register (PR2:PR1). When the TMR2:TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled.

#### 10.4 <u>Timer3 Overview</u>

The TImer3 module is a 16-bit timer/counter with a 16bit period register. When the TMR3H:TMR3L value rolls over to 0h, the TMR3IF bit is set and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB5/TCLK3 pin.

When operating in the dual capture mode, the period registers become the second 16-bit capture register.

### 10.5 Role of the Timer/Counters

The timer modules are general purpose, but have dedicated resources associated with them. Tlmer1 and Timer2 are the time-bases for the two Pulse Width Modulation (PWM) outputs, while Timer3 is the timebase for the two input captures.

© 1996 Microchip Technology Inc.

 NOTES:

#### 11.1 <u>Timer0 Operation</u>

When the TOCS (TOSTA<5>) bit is set, TMR0 increments on the internal clock. When TOCS is clear, TMR0 increments on the external clock (RA1/T0CKI pin). The external clock edge can be configured in software. When the TOSE (TOSTA<6>) bit is set, the timer will increment on the rising edge of the RA1/T0CKI pin. When T0SE is clear, the timer will increment on the falling edge of the RA1/T0CKI pin. The prescaler can be programmed to introduce a prescale of 1:1 to 1:256. The timer increments from 0000h to FFFFh and rolls over to 0000h. On overflow, the TMR0 Interrupt Flag bit (T0IF) is set. The TMR0 interrupt can be masked by clearing the corresponding TMR0 Interrupt Enable bit (T0IE). The TMR0 Interrupt Flag bit (T0IF) is automatically cleared when vectoring to the TMR0 interrupt vector.

#### 11.2 Using Timer0 with External Clock

When the external clock input is used for Timer0, it is synchronized with the internal phase clocks. Figure 11-3 shows the synchronization of the external clock. This synchronization is done after the prescaler. The output of the prescaler (PSOUT) is sampled twice in every instruction cycle to detect a rising or a falling edge. The timing requirements for the external clock are detailed in the electrical specification section for the desired device.

#### 11.2.1 DELAY FROM EXTERNAL CLOCK EDGE

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time TMR0 is actually incremented. Figure 11-3 shows that this delay is between 3Tosc and 7Tosc. Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within  $\pm$ 4Tosc ( $\pm$ 121 ns @ 33 MHz).



#### FIGURE 11-2: TIMER0 MODULE BLOCK DIAGRAM

### 14.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real time applications. The PIC17CXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- OSC selection
- Reset
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- · Code protection

The PIC17CXX has a Watchdog Timer which can be shut off only through EPROM bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 96 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake from SLEEP through external reset, Watchdog Timer Reset or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LF crystal option saves power. Configuration bits are used to select various options. This configuration word has the format shown in Figure 14-1.

R/P - 1	U - x	U - x	<u>U-x</u>	U - x	U - x	U - x	U - x	
bit15-7							bit0	
	R/P - 1 PM1	U - x —	<u>R/P - 1</u> PM0	R/P - 1 WDTPS1	R/P - 1 WDTPS0	R/P - 1 FOSC1	R/P - 1 FOSC0	R = Readable bit P = Programmable bit
Dil 15-7							DIIO	U = Unimplemented - n = Value for Erased Device (x = unknown)
bit 15,6,	bit 15,6,4: <b>PM2, PM1, PM0</b> , Processor Mode Select bits 111 = Microprocessor Mode 110 = Microcontroller mode 101 = Extended microcontroller mode 000 = Code protected microcontroller mode							
bit 7, 5:	Unimpler	nented: R	ead as a	'0'				
bit 3-2:	bit 3-2: WDTPS1:WDTPS0, WDT Postscaler Select bits 11 = WDT enabled, postscaler = 1 10 = WDT enabled, postscaler = 256 01 = WDT enabled, postscaler = 64 00 = WDT disabled 16-bit overflow timer							
bit 1-0:	bit 1-0: <b>FOSC1:FOSC0</b> , Oscillator Select bits 11 = EC oscillator 10 = XT oscillator 01 = RC oscillator 00 = LF oscillator							
Note 1:	This bit do	oes not ex	ist on the	PIC17C42	. Reading t	his bit will	return an u	inknown value (x).

#### FIGURE 14-1: CONFIGURATION WORD

<sup>© 1996</sup> Microchip Technology Inc.

#### FIGURE 14-8: WATCHDOG TIMER BLOCK DIAGRAM



#### TABLE 14-4: REGISTERS/BITS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
_	Config	_	PM1	—	PM0	WDTPS1	WDTPS0	FOSC1	FOSC0	(Note 2)	(Note 2)
06h, Unbanked	CPUSTA	—	—	STKAV	GLINTD	TO	PD		—	11 11	11 qq

Legend: - = unimplemented read as '0', q - value depends on condition, shaded cells are not used by the WDT.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

2: This value will be as the device was programmed, or if unprogrammed, will read as all '1's.

Mnemonic,		Description	Cycles	1	6-bit C	Opcode	•	Status	Notes
Operands				MSb			LSb	Affected	
TABLWT	t,i,f	Table Write	2	1010 1	lti.	ffff	ffff	None	5
TLRD	t,f	Table Latch Read	1	1010 0	00tx	ffff	ffff	None	
TLWT	t,f	Table Latch Write	1	1010 0	)1tx	ffff	ffff	None	
TSTFSZ	f	Test f, skip if 0	1 (2)	0011 0	0011	ffff	ffff	None	6,8
XORWF	f,d	Exclusive OR WREG with f	1	0000 1	10d	ffff	ffff	Z	
BIT-ORIENT	ED FIL	E REGISTER OPERATIONS		1				1	
BCF	f,b	Bit Clear f	1	1000 1	bbb	ffff	ffff	None	
BSF	f,b	Bit Set f	1	1000 0	)bbb	ffff	ffff	None	
BTFSC	f,b	Bit test, skip if clear	1 (2)	1001 1	bbb	ffff	ffff	None	6,8
BTFSS	f,b	Bit test, skip if set	1 (2)	1001 0	)bbb	ffff	ffff	None	6,8
BTG	f,b	Bit Toggle f	1	0011 1	bbb	ffff	ffff	None	
LITERAL AI	ND CON	ITROL OPERATIONS	•						
ADDLW	k	ADD literal to WREG	1	1011 0	0001	kkkk	kkkk	OV,C,DC,Z	
ANDLW	k	AND literal with WREG	1	1011 0	0101	kkkk	kkkk	Z	
CALL	k	Subroutine Call	2	111k k	kkk	kkkk	kkkk	None	7
CLRWDT	_	Clear Watchdog Timer	1	0000 0	0000	0000	0100	TO,PD	
GOTO	k	Unconditional Branch	2	110k k	kkk	kkkk	kkkk	None	7
IORLW	k	Inclusive OR literal with WREG	1	1011 0	0011	kkkk	kkkk	Z	
LCALL	k	Long Call	2	1011 0	)111	kkkk	kkkk	None	4,7
MOVLB	k	Move literal to low nibble in BSR	1	1011 1	000	uuuu	kkkk	None	
MOVLR	k	Move literal to high nibble in BSR	1	1011 1	.01x	kkkk	uuuu	None	9
MOVLW	k	Move literal to WREG	1	1011 0	0000	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	1011 1	100	kkkk	kkkk	None	9
RETFIE	_	Return from interrupt (and enable interrupts)	2	0000 0	0000	0000	0101	GLINTD	7
RETLW	k	Return literal to WREG	2	1011 0	0110	kkkk	kkkk	None	7
RETURN	_	Return from subroutine	2	0000 0	0000	0000	0010	None	7
SLEEP	_	Enter SLEEP Mode	1	0000 0	0000	0000	0011	TO, PD	
SUBLW	k	Subtract WREG from literal	1	1011 0	010	kkkk	kkkk	OV,C,DC,Z	
XORLW	k	Exclusive OR literal with WREG	1	1011 0	0100	kkkk	kkkk	Z	
-									

### TABLE 15-2: PIC17CXX INSTRUCTION SET (Cont.'d)

Legend: Refer to Table 15-1 for opcode field descriptions.

Note 1: 2's Complement method.

- 2: Unsigned arithmetic.
- 3: If s = '1', only the file is affected: If s = '0', both the WREG register and the file are affected; If only the Working register (WREG) is required to be affected, then f = WREG must be specified.
- 4: During an LCALL, the contents of PCLATH are loaded into the MSB of the PC and kkkk kkkk is loaded into the LSB of the PC (PCL)
- Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event. When writing to external program memory, it is a two-cycle instruction.
- 6: Two-cycle instruction when condition is true, else single cycle instruction.
- 7: Two-cycle instruction except for TABLRD to PCL (program counter low byte) in which case it takes 3 cycles.
- 8: A "skip" means that instruction fetched during execution of current instruction is not executed, instead an NOP is executed.
- 9: These instructions are not available on the PIC17C42.

CALL		Subroutin	ne Call		CLI	RF	Clear f			
Syntax:		[label] C	CALL k		Syr	itax:	[ <i>label</i> ] CL	.RF f,s		
Operan	ds:	$0 \le k \le 409$	95		Ope	erands:	$0 \le f \le 25$	$0 \leq f \leq 255$		
Operati	on:	PC+ 1→ T k<12:8> –	PC+ 1 $\rightarrow$ TOS, k $\rightarrow$ PC<12:0>, k<12:8> $\rightarrow$ PCLATH<4:0>;		Ope	eration:	$00h \rightarrow f,$ $00h \rightarrow de$	$\begin{array}{l} 00h \rightarrow f,  s \in  [0,1] \\ 00h \rightarrow dest \end{array}$		
		PC<15:13	$PC<15:13> \rightarrow PCLATH<7:5>$		Sta	tus Affected:	None			
Status A	Affected:	None		i	Enc	oding:	0010	100s	ffff	ffff
Encodir	ng:	111k	kkkk kkł	k kkkk	Des	scription:	Clears the	contents	of the sp	ecified rea-
Descrip	otion:	Subroutine return addre the stack. TI PC bits<12: bits of the F	call within 8K ess (PC+1) is he 13-bit value :0>. Then the u PC are copied	page. First, pushed onto is loaded into upper-eight into PCLATH.		·	ister(s). s = 0: Data WREG are s = 1: Data cleared.	a memory e cleared. a memory	location	'f' and 'f' is
		Call is a two-cycle instruction.		Wo	Words:		1			
		See LCALL space.	for calls outsic	le 8K memory	Сус	eles:	1			
Words:		1			QC	Cycle Activity:				
Cycles:		2				Q1	Q2	Q	3	Q4
Q Cvcle	e Activitv:					Decode	Read	Exec	ute	Write
<b>,</b>	Q1	Q2	Q3	Q4			register i		i a	and other
[	Decode	Read literal 'k'<7:0>	Execute	NOP					:	specified register
Fo	rced NOP	NOP	Execute	NOP	Exa	imple:	CLRF	FLAC	G_REG	
Exampl Bot	<u>e</u> : fore Instru	HERE	CALL THE	RE		Before Instru FLAG_R	uction EG = 0	x5A		
PC = Address(HERE)			After Instruc	tion						
Afte	After Instruction				FLAG_R	EG = 02	x00			

TOS = Address(HERE + 1)

CPF	SLT	Compare skip if f <	Compare f with WREG, skip if f < WREG					
Synt	ax:	[label]	CPFSLT f					
Ope	rands:	$0 \le f \le 25$	5					
Operation:		(f) – (WRE skip if (f) < (unsigned	(f) – (WREG), skip if (f) < (WREG) (unsigned comparison)					
State	us Affected:	None						
Enco	oding:	0011	0000 ff	ff ffff				
Des	cription:	Compares location 'f' performing If the conte WREG, the discarded a instead ma tion.	Compares the contents of data memory location 'f' to the contents of WREG by performing an unsigned subtraction. If the contents of 'f' < the contents of WREG, then the fetched instruction is discarded and an NOP is executed instead making this a two-cycle instruc- tion					
Wor	ds:	1						
Cycl	es:	1 (2)						
QC	vcle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Execute	NOP				
lf sk	ip:							
	Q1	Q2	Q3	Q4				
	Forced NOP	NOP	Execute	NOP				
<u>Exa</u>	<u>mple</u> :	HERE NLESS LESS	CPFSLT REG : :					
	Before Instru	iction						
	PC W	= Ac = ?	ddress (HERE	)				
	After Instruct If REG PC If REG PC	:ion < W = Aa ≥ W = Aa	REG; ddress (LESS REG; ddress (NLES;	) 5)				

DAW	Decimal Adjust W	REG Register					
Syntax:	[label] DAW f,s						
Operands:	0 ≤ f ≤ 255 s ∈ [0,1]						
Operation:	If [WREG<3:0> >9] . WREG<3:0> + 6	If [WREG<3:0> >9] .OR. [DC = 1] then WREG<3:0> + $6 \rightarrow f$ <3:0>, s<3:0>;					
	WREG<3:0>→1	f<3:0>, s<3:0>;					
	If [WREG<7:4> >9] . WREG<7:4> + 6	OR. [C = 1] then → f<7:4>, s<7:4>					
	else WREG<7:4> $\rightarrow$ 1	f<7:4>, s<7:4>					
Status Affected:	С						
Encoding:	0010 111s	ffff ffff					
Description:	DAW adjusts the eig WREG resulting from tion of two variables BCD format) and pro packed BCD result. s = 0: Result is pla memory loc WREG.	ht bit value in n the earlier addi- (each in packed iduces a correct aced in Data ation 'f' and					
	s = 1: Result is pla	aced in Data					
	memory loc	ation 'f'.					
Words:	1						
Cycles:	1						
	02 03	04					
Decode	Read Execu	te Write					
	register 'f'	register 'f' and other specified register					
Example1:	DAW REG1, 0						
Before Instru	tion						
WREG REG1 C DC	= 0xA5 = ?? = 0 = 0						
After Instructi WREG REG1 C DC	on = 0x05 = 0x05 = 1 = 0						
Example 2:							
Before Instruc WREG REG1 C	= 0xCE = ?? = 0						

0	_	0
DC	=	0
After Instruc	tion	
WREG	=	0x24
REG1	=	0x24
С	=	1
DC	=	0

INFS	SNZ	Increment f, skip if not 0						
Synt	tax:	[ <i>label</i> ] I	NFSNZ	f,d				
Ope	rands:	ands: $0 \le f \le 255$ $d \in [0,1]$						
Ope	ration:	(f) + 1 $\rightarrow$	(dest), s	kip if ı	not 0			
Stat	us Affected:	None						
Enco	oding:	0010	010d	fff	f ffff			
Des	cription:	The conter mented. If WREG. If ' back in reg If the result which is all and an NO it a two-cyc	nts of reg 'd' is 0 the d' is 1 the jister 'f'. t is not 0, ready feto P is exect cle instruc	the ne the ne ched, is uted in	are incre- t is placed in is placed xt instruction, s discarded, stead making			
Wor	ds:	1						
Cycl	es:	1(2)	1(2)					
QC	ycle Activity:							
	Q1	Q2	Q	3	Q4			
	Decode	Read register 'f'	Exec	ute	Write to destination			
lf sk	ip:							
	Q1	Q2	Q	3	Q4			
	Forced NOP	NOP	Exec	ute	NOP			
<u>Exa</u>	mple:	HERE ZERO NZERO	INFSNZ	REG	, 1			
	Before Instru REG	iction = REG						
	After Instruct REG If REG PC If REG PC	tion = REG + = 1; = Addres = 0; = Addres	1 s (zero s (nzero	)				

IORL	w	Inclusiv	e OR Lite	eral w	vith	WREG
Synta	ax:	[ label ]	IORLW	k		
Oper	ands:	$0 \le k \le 2$	255			
Oper	ation:	(WREG)	.OR. (k)	$\rightarrow$ (W	RE	G)
Statu	s Affected:	Z				
Enco	ding:	1011	0011	kkk	ĸk	kkkk
Desc	ription:	The content the eight placed in	ents of WR bit literal 'k WREG.	EG ar .'. The	e Ol resu	R'ed with Ilt is
Word	ls:	1				
Cycle	es:	1				
Q Cy	cle Activity:					
_	Q1	Q2	Q	3		Q4
	Decode	Read literal 'k'	Exect	ute	V V	Vrite to VREG
<u>Exan</u>	<u>nple</u> :	IORLW	0x35			
E	Before Instru	iction				
	WREG	= 0x9A				
/	After Instruct WREG	tion = 0xBF				

TABLRD	Table Re	ead	
<u>Example1</u> :	TABLRD	1, 1,	REG ;
Before Instruct	tion		
REG		=	0x53
TBLATH		=	0xAA
TBLATL		=	0x55
TBLPTR		=	0xA356
MEMORY(	TBLPTR)	=	0x1234
After Instruction	n (table v	vrite cor	mpletion)
REG		=	0xAA
TBLATH		=	0x12
TBLATL		=	0x34
TBLPTR		=	0xA357
MEMORY(	TBLPTR)	=	0x5678
Example2:	TABLRD	0, 0,	REG ;
Before Instruct	tion		
REG		=	0x53
TBLATH		=	0xAA
TBLATL		=	0x55
TBLPTR		=	0xA356
MEMORY(	TBLPTR)	=	0x1234
After Instructio	n (table v	vrite cor	mpletion)
REG		=	0x55
TBLATH		=	0x12
TBLATL		=	0x34
TBLPTR		=	0xA356
MEMORY(	TBLPTR)	=	0x1234

TAB	LWT	Table Write
Synt	ax:	[label] TABLWT t,i,f
Ope	rands:	$0 \le f \le 255$ i $\in [0,1]$ t $\in [0,1]$
Ope	ration:	If t = 0, f $\rightarrow$ TBLATL; If t = 1, f $\rightarrow$ TBLATH; TBLAT $\rightarrow$ Prog Mem (TBLPTR) If i = 1, TBLPTR + 1 $\rightarrow$ TBLPTR
Stat	us Affected:	None
Enco	oding:	1010 11ti ffff ffff
N	ote: The MC voltage memory If MCLR the prog will be (althoug disturbe	<ol> <li>Load value in 'f' into 16-bit table latch (TBLAT) If t = 0: load into low byte; If t = 1: load into high byte</li> <li>The contents of TBLAT is written to the program memory location pointed to by TBLPTR If TBLPTR points to external program memory location, then the instruction takes two-cycle If TBLPTR points to an internal EPROM location, then the instruction is terminated when an interrupt is received.</li> <li>LR/VPP pin must be at the programming for successful programming of internal WPP = VDD gramming sequence of internal memory executed, but will not be successful h the internal memory location may be d)</li> </ol>
		3. The TBLPTR can be automati- cally incremented
		If i = 0; TBLPTR is not
		Incremented If i = 1; TBLPTR is incremented
Wor	ds:	1
Cycl	es:	2 (many if write is to on-chip EPROM program memory)
QC	ycle Activity:	
	Q1	Q2 Q3 Q4
	Decode	Read Execute Write register 'f' TBLATH or TBLATL
		TBLATL

### Applicable Devices 42 R42 42A 43 R43 44

#### FIGURE 17-7: CAPTURE TIMINGS



#### TABLE 17-7: CAPTURE REQUIREMENTS

Parameter	_						
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
50	TccL	Capture1 and Capture2 input low time	10 *	—	_	ns	
51	TccH	Capture1 and Capture2 input high time	10 *	—	_	ns	
52	TccP	Capture1 and Capture2 input period	<u>2 Tcy</u> § N	—	—	ns	N = prescale value (4 or 16)

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

#### FIGURE 17-8: PWM TIMINGS



#### TABLE 17-8: PWM REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
53	TccR	PWM1 and PWM2 output rise time		10 *	35 *§	ns	
54	TccF	PWM1 and PWM2 output fall time	—	10 *	35 *§	ns	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

# Applicable Devices 42 R42 42A 43 R43 44



FIGURE 20-16: IOL vs. VOL, VDD = 3V



### 21.3 44-Lead Plastic Leaded Chip Carrier (Square)



	Package Group: Plastic Leaded Chip Carrier (PLCC)							
		Millimeters			Inches			
Symbol	Min	Max	Notes	Min	Мах	Notes		
Α	4.191	4.572		0.165	0.180			
A1	2.413	2.921		0.095	0.115			
D	17.399	17.653		0.685	0.695			
D1	16.510	16.663		0.650	0.656			
D2	15.494	16.002		0.610	0.630			
D3	12.700	12.700	Reference	0.500	0.500	Reference		
E	17.399	17.653		0.685	0.695			
E1	16.510	16.663		0.650	0.656			
E2	15.494	16.002		0.610	0.630			
E3	12.700	12.700	Reference	0.500	0.500	Reference		
N	44	44		44	44			
CP	_	0.102		_	0.004			
LT	0.203	0.381		0.008	0.015			



21 5	44-Lead Plastic Surface Mount (	(TOFP 10x10 mm Body	(10/010 mm Lead Form)
Z1.J	H-Leau I lastic Suitace Mount		

	Package Group: Plastic TQFP							
		Millimeters			Inches			
Symbol	Min	Мах	Notes	Min	Мах	Notes		
A	1.00	1.20		0.039	0.047			
A1	0.05	0.15		0.002	0.006			
A2	0.95	1.05		0.037	0.041			
D	11.75	12.25		0.463	0.482			
D1	9.90	10.10		0.390	0.398			
E	11.75	12.25		0.463	0.482			
E1	9.90	10.10		0.390	0.398			
L	0.45	0.75		0.018	0.030			
е	0.80	BSC		0.031	BSC			
b	0.30	0.45		0.012	0.018			
b1	0.30	0.40		0.012	0.016			
С	0.09	0.20		0.004	0.008			
c1	0.09	0.16		0.004	0.006			
N	44	44		44	44			
Θ	0°	<b>7</b> °		0°	<b>7</b> °			

Note 1: Dimensions D1 and E1 do not include mold protrusion. Allowable mold protrusion is 0.25m/m (0.010") per side. D1 and E1 dimensions including mold mismatch.

2: Dimension "b" does not include Dambar protrusion, allowable Dambar protrusion shall be 0.08m/m (0.003")max.

3: This outline conforms to JEDEC MS-026.

### **APPENDIX A: MODIFICATIONS**

The following is the list of modifications over the PIC16CXX microcontroller family:

- Instruction word length is increased to 16-bit. This allows larger page sizes both in program memory (8 Kwords verses 2 Kwords) and register file (256 bytes versus 128 bytes).
- 2. Four modes of operation: microcontroller, protected microcontroller, extended microcontroller, and microprocessor.
- 22 new instructions. The MOVF, TRIS and OPTION instructions have been removed.
- 4. 4 new instructions for transferring data between data memory and program memory. This can be used to "self program" the EPROM program memory.
- Single cycle data memory to data memory transfers possible (MOVPF and MOVFP instructions). These instructions do not affect the Working register (WREG).
- 6. W register (WREG) is now directly addressable.
- 7. A PC high latch register (PCLATH) is extended to 8-bits. The PCLATCH register is now both readable and writable.
- 8. Data memory paging is redefined slightly.
- 9. DDR registers replaces function of TRIS registers.
- 10. Multiple Interrupt vectors added. This can decrease the latency for servicing the interrupt.
- 11. Stack size is increased to 16 deep.
- 12. BSR register for data memory paging.
- 13. Wake up from SLEEP operates slightly differently.
- 14. The Oscillator Start-Up Timer (OST) and Power-Up Timer (PWRT) operate in parallel and not in series.
- 15. PORTB interrupt on change feature works on all eight port pins.
- 16. TMR0 is 16-bit plus 8-bit prescaler.
- 17. Second indirect addressing register added (FSR1 and FSR2). Configuration bits can select the FSR registers to auto-increment, auto-decrement, remain unchanged after an indirect address.
- 18. Hardware multiplier added (8 x 8  $\rightarrow$  16-bit) (PIC17C43 and PIC17C44 only).
- 19. Peripheral modules operate slightly differently.
- 20. Oscillator modes slightly redefined.
- 21. Control/Status bits and registers have been placed in different registers and the control bit for globally enabling interrupts has inverse polarity.
- 22. Addition of a test mode pin.
- 23. In-circuit serial programming is not implemented.

## **APPENDIX B: COMPATIBILITY**

To convert code written for PIC16CXX to PIC17CXX, the user should take the following steps:

- 1. Remove any TRIS and OPTION instructions, and implement the equivalent code.
- 2. Separate the interrupt service routine into its four vectors.
- 3. Replace:

4.

MOVF with:	REG1,	W
MOVFP	REG1,	WREG
Replace:		
MOVF	REG1,	W
MOVWF with:	REG2	
MOVPF	REG1,	<pre>REG2 ; Addr(REG1)&lt;20h</pre>
or		
MOVFP	REG1,	REG2 ; Addr(REG2)<20h

Note: If REG1 and REG2 are both at addresses greater then 20h, two instructions are required. MOVFP REG1, WREG ; MOVPF WREG, REG2 ;

- 5. Ensure that all bit names and register names are updated to new data memory map location.
- 6. Verify data memory banking.
- 7. Verify mode of operation for indirect addressing.
- 8. Verify peripheral routines for compatibility.
- 9. Weak pull-ups are enabled on reset.

To convert code from the PIC17C42 to all the other PIC17C4X devices, the user should take the following steps.

- 1. If the hardware multiply is to be used, ensure that any variables at address 18h and 19h are moved to another address.
- 2. Ensure that the upper nibble of the BSR was not written with a non-zero value. This may cause unexpected operation since the RAM bank is no longer 0.
- 3. The disabling of global interrupts has been enhanced so there is no additional testing of the GLINTD bit after a BSF CPUSTA, GLINTD instruction.

<sup>© 1996</sup> Microchip Technology Inc.

# E.2 PIC16C5X Family of Devices

				0	clock Mer	nory	Perip	herals	Features
	intern	<sup>10</sup> 813 407415	To to to the the	CANING LOUIS CONTRACTION	(Sey GU Level (Sey GU Level) (Sey GU	(Seg.)	Suite -	10 N SGUER	SUOJORIJSUJOEd SUOJORIJSUJOEd SUCIORIJORISUJO
PIC16C52	4	384		25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC
PIC16C54	20	512		25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C54A	20	512	Ι	25	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54A	20	I	512	25	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C55	20	512		24	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C56	20	¥	Ι	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C57	20	2K		72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16CR57B	20		2K	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C58A	20	2K		73	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR58A	20		2K	73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
All PIC16/17	Family (	devices	have F	Power-On	ו Reset, selectab	le Watch	Idog Timer, s	selectab	le code protect and high I/O current capability.

DS30412C-page 214

rigaro o 12.	Program Counter using The CALL and
Figure 6-13:	BSR Operation (PIC17C43/R43/44)
Figure 7-1:	TLWT Instruction Operation43
Figure 7-2:	TABLWT Instruction Operation
Figure 7-3	TI RD Instruction Operation 44
Figure 7-4:	TABLED Instruction Operation 44
Figure 7-4.	TABLERD Instruction Operation
Figure 7-5.	
Figure 7-6:	(External Memory)
	(External Memory)47
Figure 7-7:	TABLRD Timing48
Figure 7-8:	TABLRD Timing (Consecutive TABLRD
0	Instructions) 48
Figure 9-1.	RA0 and RA1 Block Diagram 53
Figure 0.2:	PA2 and PA2 Block Diagram 54
Figure 9-2.	RAZ and RAS block biagram
Figure 9-3:	RA4 and RA5 Block Diagram
Figure 9-4:	Block Diagram of RB<7:4> and RB<1:0>
Figuro 0 5:	Block Diagram of PR2 and PR2 Port Ping. 56
Figure 9-5.	Block Diagram of RO 7.0 Bart Bias
Figure 9-6:	BIOCK Diagram of RC<7:0> Port Pins
Figure 9-7:	POR I D Block Diagram
	(in I/O Port Mode)60
Figure 9-8:	PORTE Block Diagram
	(in I/O Port Mode)
Figure 9-9:	Successive I/O Operation
Figure 11-1	T0STA Register (Address: 05h
riguio i i i.	Linbanked) 67
Figuro 11 2	Timor() Modulo Block Diagram
Figure 11-2.	TMD0 Timing with External Clash
Figure 11-3:	
	(Increment on Falling Edge)
Figure 11-4:	TMR0 Timing: Write High or Low Byte 69
Figure 11-5:	TMR0 Read/Write in Timer Mode70
Figure 12-1:	TCON1 Register (Address: 16h, Bank 3) 71
Figure 12-2:	TCON2 Register (Address: 17h, Bank 3) 72
Figure 12-3:	Timer1 and Timer2 in Two 8-bit
0	Timer/Counter Mode73
Figure 12-4	TMR1 and TMR2 in 16-bit Timer/Counter
1 iguie 12 4.	Mode 74
Figure 12-5	Mode
Figure 12-5:	Mode
Figure 12-5: Figure 12-6:	Mode
Figure 12-5: Figure 12-6: Figure 12-7:	Mode
Figure 12-5: Figure 12-6: Figure 12-7:	Mode
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       76         Period Register Block Diagram       78         Timer3 with Two Capture Registers       78
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       75         Period Register Block Diagram       78         Timer3 with Two Capture Registers       8         Block Diagram       79
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       76         Period Register Block Diagram       78         Timer3 with Two Capture Registers       8         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       79
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       76         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       76         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         TMR1, TMR2, and TMR3 Operation in       80
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       76         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         TMR1, TMR2, and TMR3 Operation in       80         TMR1, TMR2, and TMR3 Operation in       81
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       76         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       79         TMR1, TMR2, and TMR3 Operation in       80         TMR1, TMR2, and TMR3 Operation in       81         TXSTA Register (Address: 15h, Bank 0)       83
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       76         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         External Clock Mode       80         TMR1, TMR2, and TMR3 Operation in       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       76         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         TMR1, TMR2, and TMR3 Operation in       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84         USART Transmit       85
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-2: Figure 13-4:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       75         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         TMR1, TMR2, and TMR3 Operation in       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84         USART Transmit.       85
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-2: Figure 13-4: Figure 13-4: Figure 12-5:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       75         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         TMR1, TMR2, and TMR3 Operation in       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84         USART Transmit.       85         USART Receive       80
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 12-2	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       75         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         TMR1, TMR2, and TMR3 Operation in       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84         USART Transmit.       85         USART Receive       85         Asynchronous Master Transmission       90
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-5: Figure 13-6:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       76         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         External Clock Mode       80         TMR1, TMR2, and TMR3 Operation in       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84         USART Transmit       85         USART Receive       85         Asynchronous Master Transmission       90         Asynchronous Master Transmission       20
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-6:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       76         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         External Clock Mode       80         TMR1, TMR2, and TMR3 Operation in       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84         USART Transmit       85         USART Receive       85         Asynchronous Master Transmission       90         Asynchronous Master Transmission       90
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-5: Figure 13-6: Figure 13-7:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       76         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         External Clock Mode       80         TMR1, TMR2, and TMR3 Operation in       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84         USART Transmit       85         USART Receive       85         Asynchronous Master Transmission       90         RX Pin Sampling Scheme       91
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       76         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       79         TMR1, TMR2, and TMR3 Operation in       80         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84         USART Transmit.       85         USART Receive       85         Asynchronous Master Transmission       90         RX Pin Sampling Scheme       91         Asynchronous Reception       92
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       76         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       79         TXR1, TMR2, and TMR3 Operation in       80         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 15h, Bank 0)       84         USART Transmit       85         USART Receive       85         Asynchronous Master Transmission       90         RX Pin Sampling Scheme       91         Asynchronous Reception       92         Synchronous Transmission       94
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9: Figure 13-10:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       76         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         Timer Mode       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84         USART Transmit       85         USART Receive       85         Asynchronous Master Transmission       90         RX Pin Sampling Scheme       91         Asynchronous Transmission       92         Synchronous Transmission       94
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-3: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9: Figure 13-10:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       76         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         External Clock Mode       80         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84         USART Transmit       85         Asynchronous Master Transmission       90         RX Pin Sampling Scheme       91         Asynchronous Reception       92         Synchronous Transmission       94         Synchronous Transmission       94
Figure 12-5: Figure 12-6: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-3: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-9: Figure 13-10: Figure 13-11:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       76         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         External Clock Mode       80         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84         USART Transmit       85         USART Receive       85         Asynchronous Master Transmission       90         RX Pin Sampling Scheme       91         Asynchronous Transmission       94         Synchronous Transmission       94         Synchronous Reception       94         Synchronous Reception       94
Figure 12-5:         Figure 12-6:         Figure 12-7:         Figure 12-7:         Figure 12-7:         Figure 12-7:         Figure 12-7:         Figure 12-9:         Figure 12-9:         Figure 12-9:         Figure 13-1:         Figure 13-2:         Figure 13-3:         Figure 13-3:         Figure 13-4:         Figure 13-5:         Figure 13-6:         Figure 13-7:         Figure 13-10:         Figure 13-11:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       76         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       81         External Clock Mode       80         TMR1, TMR2, and TMR3 Operation in       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 15h, Bank 0)       84         USART Transmit.       85         USART Receive       85         Asynchronous Master Transmission       90         RX Pin Sampling Scheme       91         Asynchronous Transmission       94         Synchronous Reception (Master Mode,       84         SREN)       94
Figure 12-5:         Figure 12-6:         Figure 12-7:         Figure 12-9:         Figure 12-9:         Figure 12-9:         Figure 12-9:         Figure 13-1:         Figure 13-2:         Figure 13-3:         Figure 13-4:         Figure 13-5:         Figure 13-6:         Figure 13-7:         Figure 13-10:         Figure 13-11:         Figure 14-1:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       76         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       81         External Clock Mode       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 15h, Bank 0)       84         USART Transmit       85         USART Receive       85         Asynchronous Master Transmission       90         RX Pin Sampling Scheme       91         Asynchronous Transmission       94         Synchronous Reception (Master Mode,       87         SREN)       95         Configuration Word       99
Figure 12-5:         Figure 12-6:         Figure 12-7:         Figure 12-7:         Figure 12-7:         Figure 12-7:         Figure 12-7:         Figure 12-7:         Figure 12-8:         Figure 12-9:         Figure 12-9:         Figure 12-9:         Figure 13-1:         Figure 13-2:         Figure 13-3:         Figure 13-4:         Figure 13-5:         Figure 13-6:         Figure 13-7:         Figure 13-7:         Figure 13-8:         Figure 13-9:         Figure 13-9:         Figure 13-10:         Figure 13-11:         Figure 14-11:         Figure 14-12:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       76         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       81         External Clock Mode       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84         USART Transmit.       85         USART Receive       85         Asynchronous Master Transmission       90         Asynchronous Reception       92         Synchronous Transmission       94         Synchronous Reception (Master Mode, SREN)       95         Configuration Word       99
Figure 12-5:         Figure 12-6:         Figure 12-7:         Figure 12-9:         Figure 12-9:         Figure 12-9:         Figure 13-1:         Figure 13-2:         Figure 13-3:         Figure 13-4:         Figure 13-5:         Figure 13-6:         Figure 13-7:         Figure 13-8:         Figure 13-9:         Figure 13-9:         Figure 13-10:         Figure 13-11:         Figure 14-1:         Figure 14-2:	Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       76         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         External Clock Mode       80         TMR1, TMR2, and TMR3 Operation in       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84         USART Transmit       85         USART Receive       85         Asynchronous Master Transmission       90         RX Pin Sampling Scheme       91         Asynchronous Transmission       94         Synchronous Reception (Master Mode,       95         Configuration Word       99         Crystal or Ceramic Resonator Operation       92

Figure 14-3:	Crystal Operation, Overtone Crystals	
	(XT OSC Configuration)	101
Figure 14-4:	External Clock Input Operation	
	(EC OSC Configuration)	101
Figure 14-5:	External Parallel Resonant Crystal	
	Oscillator Circuit	102
Figure 14-6:	External Series Resonant Crystal	
	Oscillator Circuit	102
Figure 14-7:	RC Oscillator Mode	102
Figure 14-8:	Watchdog Timer Block Diagram	104
Figure 14-9:	Wake-up From Sleep Through Interrupt	105
Figure 15-1:	General Format for Instructions	108
Figure 15-2:	Q Cycle Activity	109
Figure 17-1:	Parameter Measurement Information	154
Figure 17-2:	External Clock Timing	155
Figure 17-3:	CLKOUT and I/O Timing	156
Figure 17-4:	Reset, Watchdog Timer,	
i igui e i i ii	Oscillator Start-Up Timer and	
	Power-Up Timer Timing	157
Figure 17-5	Timer() Clock Timings	158
Figure 17-6:	Timer1 Timer2 And Timer3 Clock	150
Figure 17-0.	Timinac	150
Figure 17 7	Conturo Timingo	150
Figure 17-7:		159
Figure 17-8:		159
Figure 17-9:	USART Module: Synchronous	
	Transmission (Master/Slave) Timing	160
Figure 17-10	: USART Module: Synchronous Receive	
	(Master/Slave) Timing	160
Figure 17-11	: Memory Interface Write Timing	161
Figure 17-12	: Memory Interface Read Timing	162
Figure 18-1:	Typical RC Oscillator Frequency	
	vs. Temperature	163
Figure 18-2:	Typical RC Oscillator Frequency	
-	vs. VDD	164
Figure 18-3:	Typical RC Oscillator Frequency	
0	vs. VDD	164
Figure 18-4:	Typical RC Oscillator Frequency	
0	vs. VDD	165
Figure 18-5:	Transconductance (gm) of LF Oscillator	
<b>J</b>	vs. Vpp	166
Figure 18-6:	Transconductance (gm) of XT Oscillator	
	vs. VD	166
Figure 18-7	Typical Jpp vs. Frequency (External	
rigulo lo l.	Clock 25°C)	167
Figure 18-8	Maximum IDD vs. Frequency (External	107
Figure 10-0.	Clock 125°C to 40°C	167
Figure 19 0:	Typical Ipp va. Vpp Watehdag	107
Figure 10-9.	Disabled 2500	400
Einung 40 40		100
Figure 18-10	Disabled	400
		168
Figure 18-11	: Typical IPD vs. VDD Watchdog	
	Enabled 25°C	169
Figure 18-12	: Maximum IPD vs. VDD Watchdog	
	Enabled	169
Figure 18-13	: WDT Timer Time-Out Period vs. VDD	170
Figure 18-14	: IOH vs. VOH, VDD = 3V	170
Figure 18-15	: IOH vs. VOH, VDD = 5V	171
Figure 18-16	: IOL vs. VOL, VDD = 3V	171
Figure 18-17	: IOL vs. VOL, VDD = 5V	172
Figure 18-18	: VTH (Input Threshold Voltage) of	
3	I/O Pins (TTL) vs. Vpp	172
Figure 18-19	VTH, VII of I/O Pins (Schmitt Trigger) VS	
. iguto 10-19	Von	173
Figure 18-20	· VTH (Input Threshold Voltage) of OSC1	115
- igure 10-20	Input (In XT and LE Modes) vs. Vpp	172
Figure 10.4	Decomptor Manuer mant Information	113
Figure 19-1:	Farameter weasurement information	103



# WORLDWIDE SALES AND SERVICE

#### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

#### **Rocky Mountain**

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

#### Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

#### Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

#### Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit Tri-Atria Office Building

32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260 Kokomo

# 2767 S. Albright Road

Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387 Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338 New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335 San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

#### China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

#### China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

#### China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 Hong Kong Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza

223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

#### India

Microchip Technology Inc. India Liaison Office **Divvasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

#### Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

#### EUROPE

Denmark

Microchip Technology Nordic ApS **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH

Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

#### United Kinadom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

01/18/02