

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


#### Applications of "[Embedded - Microcontrollers](#)"

##### Details


Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	16MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	16KB (8K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	44-MQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic17c44-16e-pq">https://www.e-xfl.com/product-detail/microchip-technology/pic17c44-16e-pq</a>

# PIC17C4X


**FIGURE 4-5: OSCILLATOR START-UP TIME**




**FIGURE 4-6: USING ON-CHIP POR**




**FIGURE 4-7: BROWN-OUT PROTECTION CIRCUIT 1**



**FIGURE 4-8: PIC17C42 EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)**



**FIGURE 4-9: BROWN-OUT PROTECTION CIRCUIT 2**



## 5.1 Interrupt Status Register (INTSTA)

The Interrupt Status/Control register (INTSTA) records the individual interrupt requests in flag bits, and contains the individual interrupt enable bits (not for the peripherals).

The PEIF bit is a read only, bit wise OR of all the peripheral flag bits in the PIR register (Figure 5-4).

**Note:** T0IF, INTF, T0CKIF, or PEIF will be set by the specified condition, even if the corresponding interrupt enable bit is clear (interrupt disabled) or the GLINTD bit is set (all interrupts disabled).

Care should be taken when clearing any of the INTSTA register enable bits when interrupts are enabled (GLINTD is clear). If any of the INTSTA flag bits (T0IF, INTF, T0CKIF, or PEIF) are set in the same instruction cycle as the corresponding interrupt enable bit is cleared, the device will vector to the reset address (0x00).

When disabling any of the INTSTA enable bits, the GLINTD bit should be set (disabled).


**FIGURE 5-2: INTSTA REGISTER (ADDRESS: 07h, UNBANKED)**

R - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0
PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	T0IE	INTE	
bit7								bit0
								<div style="border: 1px solid black; padding: 2px;">           R = Readable bit            W = Writable bit            - n = Value at POR reset         </div>
bit 7: <b>PEIF</b> : Peripheral Interrupt Flag bit								
This bit is the OR of all peripheral interrupt flag bits AND'ed with their corresponding enable bits.								
1 = A peripheral interrupt is pending								
0 = No peripheral interrupt is pending								
bit 6: <b>T0CKIF</b> : External Interrupt on T0CKI Pin Flag bit								
This bit is cleared by hardware, when the interrupt logic forces program execution to vector (18h).								
1 = The software specified edge occurred on the RA1/T0CKI pin								
0 = The software specified edge did not occur on the RA1/T0CKI pin								
bit 5: <b>T0IF</b> : TMR0 Overflow Interrupt Flag bit								
This bit is cleared by hardware, when the interrupt logic forces program execution to vector (10h).								
1 = TMR0 overflowed								
0 = TMR0 did not overflow								
bit 4: <b>INTF</b> : External Interrupt on INT Pin Flag bit								
This bit is cleared by hardware, when the interrupt logic forces program execution to vector (08h).								
1 = The software specified edge occurred on the RA0/INT pin								
0 = The software specified edge did not occur on the RA0/INT pin								
bit 3: <b>PEIE</b> : Peripheral Interrupt Enable bit								
This bit enables all peripheral interrupts that have their corresponding enable bits set.								
1 = Enable peripheral interrupts								
0 = Disable peripheral interrupts								
bit 2: <b>T0CKIE</b> : External Interrupt on T0CKI Pin Enable bit								
1 = Enable software specified edge interrupt on the RA1/T0CKI pin								
0 = Disable interrupt on the RA1/T0CKI pin								
bit 1: <b>T0IE</b> : TMR0 Overflow Interrupt Enable bit								
1 = Enable TMR0 overflow interrupt								
0 = Disable TMR0 overflow interrupt								
bit 0: <b>INTE</b> : External Interrupt on RA0/INT Pin Enable bit								
1 = Enable software specified edge interrupt on the RA0/INT pin								
0 = Disable software specified edge interrupt on the RA0/INT pin								

## 6.1.2 EXTERNAL MEMORY INTERFACE

When either microprocessor or extended microcontroller mode is selected, PORTC, PORTD and PORTE are configured as the system bus. PORTC and PORTD are the multiplexed address/data bus and PORTE is for the control signals. External components are needed to demultiplex the address and data. This can be done as shown in Figure 6-4. The waveforms of address and data are shown in Figure 6-3. For complete timings, please refer to the electrical specification section.

**FIGURE 6-3: EXTERNAL PROGRAM MEMORY ACCESS WAVEFORMS**



The system bus requires that there is no bus conflict (minimal leakage), so the output value (address) will be capacitively held at the desired value.

As the speed of the processor increases, external EPROM memory with faster access time must be used. Table 6-2 lists external memory speed requirements for a given PIC17C4X device frequency.

In extended microcontroller mode, when the device is executing out of internal memory, the control signals will continue to be active. That is, they indicate the action that is occurring in the internal memory. The external memory access is ignored.

This following selection is for use with Microchip EPROMs. For interfacing to other manufacturers memory, please refer to the electrical specifications of the desired PIC17C4X device, as well as the desired memory device to ensure compatibility.


**TABLE 6-2: EPROM MEMORY ACCESS TIME ORDERING SUFFIX**

PIC17C4X Oscillator Frequency	Instruction Cycle Time (Tcy)	EPROM Suffix	
		PIC17C42	PIC17C43 PIC17C44
8 MHz	500 ns	-25	-25
16 MHz	250 ns	-12	-15
20 MHz	200 ns	-90	-10
25 MHz	160 ns	N.A.	-70
33 MHz	121 ns	N.A.	(1)

Note 1: The access times for this requires the use of fast SRAMs.

**Note:** The external memory interface is not supported for the LC devices.

**FIGURE 6-4: TYPICAL EXTERNAL PROGRAM MEMORY CONNECTION DIAGRAM**



Example 8-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in 4 registers RES3:RES0.

### EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

$$\begin{aligned} \text{RES3:RES0} &= \text{ARG1H:ARG1L * ARG2H:ARG2L} \\ &= (\text{ARG1H} * \text{ARG2H} * 2^{16}) + \\ &\quad (\text{ARG1H} * \text{ARG2L} * 2^8) + \\ &\quad (\text{ARG1L} * \text{ARG2H} * 2^8) + \\ &\quad (\text{ARG1L} * \text{ARG2L}) \end{aligned}$$

### EXAMPLE 8-3: 16 x 16 MULTIPLY ROUTINE

```
MOVFP  ARG1L, WREG
MULWF  ARG2L      ; ARG1L * ARG2L ->
          ; PRODH:PRODL
MOVPF  PRODH, RES1 ;
MOVPF  PRODL, RES0 ;
;
MOVFP  ARG1H, WREG
MULWF  ARG2H      ; ARG1H * ARG2H ->
          ; PRODH:PRODL
MOVPF  PRODH, RES3 ;
MOVPF  PRODL, RES2 ;
;
MOVFP  ARG1L, WREG
MULWF  ARG2H      ; ARG1L * ARG2H ->
          ; PRODH:PRODL
MOVFP  PRODL, WREG ;
ADDWF  RES1, F    ; Add cross
MOVFP  PRODH, WREG ; products
ADDWFC RES2, F    ;
CLRF   WREG, F    ;
ADDWFC RES3, F    ;
;
MOVFP  ARG1H, WREG ;
MULWF  ARG2L      ; ARG1H * ARG2L ->
          ; PRODH:PRODL
;
MOVFP  PRODL, WREG ;
ADDWF  RES1, F    ; Add cross
MOVFP  PRODH, WREG ; products
ADDWFC RES2, F    ;
CLRF   WREG, F    ;
ADDWFC RES3, F    ;
```

Example 8-4 shows the sequence to do an 16 x 16 signed multiply. Equation 8-2 shows the algorithm that used. The 32-bit result is stored in four registers RES3:RES0. To account for the sign bits of the arguments, each argument pairs most significant bit (MSb) is tested and the appropriate subtractions are done.

#### EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0

$$\begin{aligned}
 &= \text{ARG1H:ARG1L} * \text{ARG2H:ARG2L} \\
 &= (\text{ARG1H} * \text{ARG2H} * 2^{16}) + (\text{ARG1H} * \text{ARG2L} * 2^8) \\
 &\quad + (\text{ARG1L} * \text{ARG2H} * 2^8) \\
 &\quad + (\text{ARG1L} * \text{ARG2L}) \\
 &\quad + (-1 * \text{ARG2H}<7> * \text{ARG1H:ARG1L} * 2^{16}) \\
 &\quad + (-1 * \text{ARG1H}<7> * \text{ARG2H:ARG2L} * 2^{16})
 \end{aligned}$$

#### EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

```

MOVFP ARG1L, WREG
MULWF ARG2L      ; ARG1L * ARG2L ->
                  ; PRODH:PRODL
MOVPF PRODH, RES1 ;
MOVPF PRODL, RES0 ;

; MOVFP ARG1H, WREG
; MULWF ARG2H      ; ARG1H * ARG2H ->
                  ; PRODH:PRODL
MOVPF PRODH, RES3 ;
MOVPF PRODL, RES2 ;

; MOVFP ARG1L, WREG
; MULWF ARG2H      ; ARG1L * ARG2H ->
                  ; PRODH:PRODL
MOVFP PRODL, WREG ;
ADDWF RES1, F      ; Add cross
MOVFP PRODH, WREG ; products
ADDWFC RES2, F      ;
CLRF WREG, F      ;
ADDWFC RES3, F      ;

; MOVFP ARG1H, WREG ;
MULWF ARG2L      ; ARG1H * ARG2L ->
                  ; PRODH:PRODL

MOVFP PRODL, WREG ;
ADDWF RES1, F      ; Add cross
MOVFP PRODH, WREG ; products
ADDWFC RES2, F      ;
CLRF WREG, F      ;
ADDWFC RES3, F      ;

; BTFSS ARG2H, 7      ; ARG2H:ARG2L neg?
GOTO SIGN_ARG1    ; no, check ARG1
MOVFP ARG1L, WREG ;
SUBWF RES2      ;
MOVFP ARG1H, WREG ;
SUBWFB RES3      ;

; SIGN_ARG1
BTFS ARG1H, 7      ; ARG1H:ARG1L neg?
GOTO CONT_CODE    ; no, done
MOVFP ARG2L, WREG ;
SUBWF RES2      ;
MOVFP ARG2H, WREG ;
SUBWFB RES3      ;

; CONT_CODE
:

```

Example 9-1 shows the instruction sequence to initialize PORTB. The Bank Select Register (BSR) must be selected to Bank 0 for the port to be initialized.

#### EXAMPLE 9-1: INITIALIZING PORTB

```

MOVLB 0          ; Select Bank 0
CLRF  PORTB      ; Initialize PORTB by clearing
                   ; output data latches
MOVLW 0xCF        ; Value used to initialize
                   ; data direction
MOVWF DDRB        ; Set RB<3:0> as inputs
                   ; RB<5:4> as outputs
                   ; RB<7:6> as inputs

```

**TABLE 9-3: PORTB FUNCTIONS**

Name	Bit	Buffer Type	Function
RB0/CAP1	bit0	ST	Input/Output or the RB0/CAP1 input pin. Software programmable weak pull-up and interrupt on change features.
RB1/CAP2	bit1	ST	Input/Output or the RB1/CAP2 input pin. Software programmable weak pull-up and interrupt on change features.
RB2/PWM1	bit2	ST	Input/Output or the RB2/PWM1 output pin. Software programmable weak pull-up and interrupt on change features.
RB3/PWM2	bit3	ST	Input/Output or the RB3/PWM2 output pin. Software programmable weak pull-up and interrupt on change features.
RB4/TCLK12	bit4	ST	Input/Output or the external clock input to Timer1 and Timer2. Software programmable weak pull-up and interrupt on change features.
RB5/TCLK3	bit5	ST	Input/Output or the external clock input to Timer3. Software programmable weak pull-up and interrupt on change features.
RB6	bit6	ST	Input/Output pin. Software programmable weak pull-up and interrupt on change features.
RB7	bit7	ST	Input/Output pin. Software programmable weak pull-up and interrupt on change features.

Legend: ST = Schmitt Trigger input.

**TABLE 9-4: REGISTERS/BITS ASSOCIATED WITH PORTB**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
12h, Bank 0	PORTB	PORTB data latch							xxxx xxxx	uuuu uuuu	
11h, Bank 0	DDRB	Data direction register for PORTB							1111 1111	1111 1111	
10h, Bank 0	PORTA	RBPU	—	RA5	RA4	RA3	RA2	RA1/T0CKI	RA0/INT	0-xx xxxx	0-uu uuuu
06h, Unbanked	CPUSTA	—	—	STKAV	GLINTD	TO	PD	—	—	--11 11--	--11 qq--
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	T0IE	INTE	0000 0000	0000 0000
16h, Bank 1	PIR	RBI	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA1OVF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR1ON	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = Value depends on condition.

Shaded cells are not used by PORTB.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

**TABLE 9-7: PORTD FUNCTIONS**

Name	Bit	Buffer Type	Function
RD0/AD8	bit0	TTL	Input/Output or system bus address/data pin.
RD1/AD9	bit1	TTL	Input/Output or system bus address/data pin.
RD2/AD10	bit2	TTL	Input/Output or system bus address/data pin.
RD3/AD11	bit3	TTL	Input/Output or system bus address/data pin.
RD4/AD12	bit4	TTL	Input/Output or system bus address/data pin.
RD5/AD13	bit5	TTL	Input/Output or system bus address/data pin.
RD6/AD14	bit6	TTL	Input/Output or system bus address/data pin.
RD7/AD15	bit7	TTL	Input/Output or system bus address/data pin.

Legend: TTL = TTL input.

**TABLE 9-8: REGISTERS/BITS ASSOCIATED WITH PORTD**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
13h, Bank 1	PORTD	RD7/AD15	RD6/AD14	RD5/AD13	RD4/AD12	RD3/AD11	RD2/AD10	RD1/AD9	RD0/AD8	xxxx xxxx	uuuu uuuu
12h, Bank 1	DDRD	Data direction register for PORTD									1111 1111

Legend: x = unknown, u = unchanged.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

## 12.1 Timer1 and Timer2

### 12.1.1 TIMER1, TIMER2 IN 8-BIT MODE

Both Timer1 and Timer2 will operate in 8-bit mode when the T16 bit is clear. These two timers can be independently configured to increment from the internal instruction cycle clock or from an external clock source on the RB4/TCLK12 pin. The timer clock source is configured by the TMRxCS bit ( $x = 1$  for Timer1 or  $= 2$  for Timer2). When TMRxCS is clear, the clock source is internal and increments once every instruction cycle (Fosc/4). When TMRxCS is set, the clock source is the RB4/TCLK12 pin, and the timer will increment on every falling edge of the RB4/TCLK12 pin.

The timer increments from 00h until it equals the Period register (PRx). It then resets to 00h at the next increment cycle. The timer interrupt flag is set when the timer is reset. TMR1 and TMR2 have individual interrupt flag bits. The TMR1 interrupt flag bit is latched into TMR1IF, and the TMR2 interrupt flag bit is latched into TMR2IF.


Each timer also has a corresponding interrupt enable bit (TMRxE). The timer interrupt can be enabled by setting this bit and disabled by clearing this bit. For peripheral interrupts to be enabled, the Peripheral Interrupt Enable bit must be enabled (PEIE is set) and global interrupts must be enabled (GLINTD is cleared).

The timers can be turned on and off under software control. When the Timerx On control bit (TMRxON) is set, the timer increments from the clock source. When TMRxON is cleared, the timer is turned off and cannot cause the timer interrupt flag to be set.

### 12.1.1.1 EXTERNAL CLOCK INPUT FOR TIMER1 OR TIMER2

When TMRxCS is set, the clock source is the RB4/TCLK12 pin, and the timer will increment on every falling edge on the RB4/TCLK12 pin. The TCLK12 input is synchronized with internal phase clocks. This causes a delay from the time a falling edge appears on TCLK12 to the time TMR1 or TMR2 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section.

**FIGURE 12-3: TIMER1 AND TIMER2 IN TWO 8-BIT TIMER/COUNTER MODE**



**TABLE 13-3: BAUD RATES FOR SYNCHRONOUS MODE**

BAUD RATE (K)	FOSC = 33 MHz			FOSC = 25 MHz			FOSC = 20 MHz			FOSC = 16 MHz		
	KBAUD	%ERROR	SPBRG value (decimal)									
0.3	NA	—	—									
1.2	NA	—	—									
2.4	NA	—	—									
9.6	NA	—	—									
19.2	NA	—	—	NA	—	—	19.53	+1.73	255	19.23	+0.16	207
76.8	77.10	+0.39	106	77.16	+0.47	80	76.92	+0.16	64	76.92	+0.16	51
96	95.93	-0.07	85	96.15	+0.16	64	96.15	+0.16	51	95.24	-0.79	41
300	294.64	-1.79	27	297.62	-0.79	20	294.1	-1.96	16	307.69	+2.56	12
500	485.29	-2.94	16	480.77	-3.85	12	500	0	9	500	0	7
HIGH	8250	—	0	6250	—	0	5000	—	0	4000	—	0
LOW	32.22	—	255	24.41	—	255	19.53	—	255	15.625	—	255

BAUD RATE (K)	FOSC = 10 MHz			FOSC = 7.159 MHz			FOSC = 5.068 MHz			FOSC = 3.579 MHz		
	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)
0.3	NA	—	—	NA	—	—	NA	—	—	NA	—	—
1.2	NA	—	—	NA	—	—	NA	—	—	NA	—	—
2.4	NA	—	—	NA	—	—	NA	—	—	NA	—	—
9.6	9.766	+1.73	255	9.622	+0.23	185	9.6	0	131	9.6	0	131
19.2	19.23	+0.16	129	19.24	+0.23	92	19.2	0	65	19.2	0	65
76.8	75.76	-1.36	32	77.82	+1.32	22	79.2	+3.13	15	79.2	+3.13	15
96	96.15	+0.16	25	94.20	-1.88	18	97.48	+1.54	12	97.48	+1.54	12
300	312.5	+4.17	7	298.3	-0.57	5	316.8	+5.60	3	316.8	+5.60	3
500	500	0	4	NA	—	—	NA	—	—	NA	—	—
HIGH	2500	—	0	1789.8	—	0	1267	—	0	1267	—	0
LOW	9.766	—	255	6.991	—	255	4.950	—	255	4.950	—	255

BAUD RATE (K)	FOSC = 3.579 MHz			FOSC = 1 MHz			FOSC = 32.768 kHz			FOSC = 10 kHz		
	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)
0.3	NA	—	—	NA	—	—	0.303	+1.14	26	0.303	+1.14	26
1.2	NA	—	—	1.202	+0.16	207	1.170	-2.48	6	1.170	-2.48	6
2.4	NA	—	—	2.404	+0.16	103	NA	—	—	NA	—	—
9.6	9.622	+0.23	92	9.615	+0.16	25	NA	—	—	NA	—	—
19.2	19.04	-0.83	46	19.24	+0.16	12	NA	—	—	NA	—	—
76.8	74.57	-2.90	11	83.34	+8.51	2	NA	—	—	NA	—	—
96	99.43	-3.57	8	NA	—	—	NA	—	—	NA	—	—
300	298.3	-0.57	2	NA	—	—	NA	—	—	NA	—	—
500	NA	—	—	NA	—	—	NA	—	—	NA	—	—
HIGH	894.9	—	0	250	—	0	8.192	—	0	8.192	—	0
LOW	3.496	—	255	0.976	—	255	0.032	—	255	0.032	—	255


Steps to follow when setting up an Asynchronous Reception:

1. Initialize the SPBRG register for the appropriate baud rate.
2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
3. If interrupts are desired, then set the RCIE bit.
4. If 9-bit reception is desired, then set the RX9 bit.
5. Enable the reception by setting the CREN bit.
6. The RCIF bit will be set when reception completes and an interrupt will be generated if the RCIE bit was set.

7. Read RCSTA to get the ninth bit (if enabled) and FERR bit to determine if any error occurred during reception.
8. Read RCREG for the 8-bit received data.
9. If an overrun error occurred, clear the error by clearing the OERR bit.

**Note:** To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.

**FIGURE 13-8: ASYNCHRONOUS RECEPTION**



**TABLE 13-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 0	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	0000 --1x	0000 --lu
17h, Bank 0	SPBRG	Baud rate generator register								xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for asynchronous reception.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

MPASM allow full symbolic debugging from the Microchip Universal Emulator System (PICMASTER).

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PIC16/17. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

### **16.11 Software Simulator (MPLAB-SIM)**

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16/17 series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

### **16.12 C Compiler (MPLAB-C)**

The MPLAB-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC16/17 family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display (PICMASTER emulator software versions 1.13 and later).

### **16.13 Fuzzy Logic Development System (fuzzyTECH-MP)**

*fuzzyTECH-MP* fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, *fuzzyTECH-MP*, edition for implementing more complex systems.

Both versions include Microchip's *fuzzyLAB™* demonstration board for hands-on experience with fuzzy logic systems implementation.

### **16.14 MP-DriveWay™ – Application Code Generator**

MP-DriveWay is an easy-to-use Windows-based Application Code Generator. With MP-DriveWay you can visually configure all the peripherals in a PIC16/17 device and, with a click of the mouse, generate all the initialization and many functional code modules in C language. The output is fully compatible with Microchip's MPLAB-C C compiler. The code produced is highly modular and allows easy integration of your own code. MP-DriveWay is intelligent enough to maintain your code through subsequent code generation.

### **16.15 SEEVAL® Evaluation and Programming System**

The SEEVAL EEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPEM product including Smart Serials™ and secure serials. The Total Endurance™ Disk is included to aid in trade-off analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

### **16.16 TrueGauge® Intelligent Battery Management**

The TrueGauge development tool supports system development with the MTA11200B TrueGauge Intelligent Battery Management IC. System design verification can be accomplished before hardware prototypes are built. User interface is graphically-oriented and measured data can be saved in a file for exporting to Microsoft Excel.

### **16.17 KEELOQ® Evaluation and Programming Tools**

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

# PIC17C4X

**TABLE 16-1: DEVELOPMENT TOOLS FROM MICROCHIP**



Product	** MPLAB™ Integrated Development Environment	MPLAB™ C Compiler	MP-DriveWay Applications Code Generator	fuzzyTECH®-IMP Explorer/Edition Fuzzy Logic Dev. Tool	*** PICMASTER®/ PICMASTER-CE In-Circuit Emulator	ICEPIC Low-Cost In-Circuit Emulator	****PRO MATE™ II Universal Microchip Programmer	PICSTART® Lite Ultra Low-Cost Dev. Kit	PICSTART® Plus Low-Cost Universal Dev. Kit
PIC12C508, 509	SW007002	SW006005	—	—	EM167015/ EM167101	—	DV007003	—	DV003001
PIC14000	SW007002	SW006005	—	—	EM147011/ EM147101	—	DV007003	—	DV003001
PIC16C52, 54, 54A, 55, 56, 57, 58A	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167015/ EM167101	EM167201	DV007003	DV162003	DV003001
PIC16C54, 556, 558	SW007002	SW006005	—	DV005001/ DV005002	EM167033/ EM167113	—	DV007003	—	DV003001
PIC16C61	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167021/ N/A	EM167205	DV007003	DV162003	DV003001
PIC16C62, 62A, 64, 64A	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167025/ EM167103	EM167203	DV007003	DV162002	DV003001
PIC16C620, 621, 622	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167023/ EM167109	EM167202	DV007003	DV162003	DV003001
PIC16C63, 65, 65A, 73, 73A, 74, 74A	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167025/ EM167103	EM167204	DV007003	DV162002	DV003001
PIC16C642, 662*	SW007002	SW006005	—	—	EM167035/ EM167105	—	DV007003	DV162002	DV003001
PIC16C71	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167027/ EM167105	EM167205	DV007003	DV162003	DV003001
PIC16C710, 711	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167027/ EM167105	—	DV007003	DV162003	DV003001
PIC16C72	SW007002	SW006005	SW006006	—	EM167025/ EM167103	—	DV007003	DV162002	DV003001
PIC16F83	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167029/ EM167107	—	DV007003	DV162003	DV003001
PIC16C84	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167029/ EM167107	EM167206	DV007003	DV162003	DV003001
PIC16F84	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167029/ EM167107	—	DV007003	DV162003	DV003001
PIC16C923, 924*	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167031/ EM167111	—	DV007003	—	DV003001
PIC17C42, 42A, 43, 44	SW007002	SW006005	SW006006	DV005001/ DV005002	EM177007/ EM177107	—	DV007003	—	DV003001

\*Contact Microchip Technology for availability date  
\*\*MPLAB Integrated Development Environment includes MPLAB-SIM Simulator and MPASM Assembler

\*\*\*All PICMASTER and PICMASTER-C-E ordering part numbers above include PRO MATE II programmer.

\*\*\*\*PRO MATE socket modules are ordered separately. See development systems ordering guide for specific ordering part numbers

Product	TRUEGAUGE® Development Kit	SEEVAL® Designers Kit	Hopping Code Security Programmer Kit	Hopping Code Security Eval/Demo Kit
All 2 wire and 3 wire Serial EEPROM's	N/A	DV243001	N/A	N/A
MTA11200B	DV114001	N/A	N/A	N/A
HCS200, 300, 301 *	N/A	N/A	PG306001	DM303001

**FIGURE 18-15:  $I_{OH}$  vs.  $V_{OH}$ ,  $V_{DD} = 5V$** **FIGURE 18-16:  $I_{OL}$  vs.  $V_{OL}$ ,  $V_{DD} = 3V$** 

## 19.0 PIC17CR42/42A/43/R43/44 ELECTRICAL CHARACTERISTICS



### Absolute Maximum Ratings †

Ambient temperature under bias.....	-55 to +125°C
Storage temperature.....	-65°C to +150°C
Voltage on VDD with respect to Vss .....	0 to +7.5V
Voltage on $\overline{\text{MCLR}}$ with respect to Vss (Note 2) .....	-0.6V to +14V
Voltage on RA2 and RA3 with respect to Vss.....	-0.6V to +14V
Voltage on all other pins with respect to Vss .....	-0.6V to VDD + 0.6V
Total power dissipation (Note 1).....	1.0W
Maximum current out of Vss pin(s) - total .....	250 mA
Maximum current into VDD pin(s) - total .....	200 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > VDD$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > VDD$ ).....	$\pm 20$ mA
Maximum output current sunk by any I/O pin (except RA2 and RA3).....	35 mA
Maximum output current sunk by RA2 or RA3 pins .....	60 mA
Maximum output current sourced by any I/O pin .....	20 mA
Maximum current sunk by PORTA and PORTB (combined).....	150 mA
Maximum current sourced by PORTA and PORTB (combined).....	100 mA
Maximum current sunk by PORTC, PORTD and PORTE (combined).....	150 mA
Maximum current sourced by PORTC, PORTD and PORTE (combined).....	100 mA

**Note 1:** Power dissipation is calculated as follows:  $P_{dis} = V_{DD} \times \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD}-V_{OH}) \times I_{OH}\} + \sum (V_{OL} \times I_{OL})$


**Note 2:** Voltage spikes below Vss at the  $\overline{\text{MCLR}}$  pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the  $\overline{\text{MCLR}}$  pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**FIGURE 20-11: TYPICAL IPD VS. VDD WATCHDOG ENABLED 25°C****FIGURE 20-12: MAXIMUM IPD VS. VDD WATCHDOG ENABLED**

# PIC17C4X

## 21.4 44-Lead Plastic Surface Mount (MQFP 10x10 mm Body 1.6/0.15 mm Lead Form)



Package Group: Plastic MQFP						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	7°		0°	7°	
A	2.000	2.350		0.078	0.093	
A1	0.050	0.250		0.002	0.010	
A2	1.950	2.100		0.768	0.083	
b	0.300	0.450	Typical	0.011	0.018	Typical
C	0.150	0.180		0.006	0.007	
D	12.950	13.450		0.510	0.530	
D1	9.900	10.100		0.390	0.398	
D3	8.000	8.000	Reference	0.315	0.315	Reference
E	12.950	13.450		0.510	0.530	
E1	9.900	10.100		0.390	0.398	
E3	8.000	8.000	Reference	0.315	0.315	Reference
e	0.800	0.800		0.031	0.032	
L	0.730	1.030		0.028	0.041	
N	44	44		44	44	
CP	0.102	—		0.004	—	

## APPENDIX C: WHAT'S NEW

The structure of the document has been made consistent with other data sheets. This ensures that important topics are covered across all PIC16/17 families. Here is an overview of new features.

Added the following devices:

PIC17CR42

PIC17C42A

PIC17CR43

A 33 MHz option is now available.

## APPENDIX D: WHAT'S CHANGED

To make software more portable across the different PIC16/17 families, the name of several registers and control bits have been changed. This allows control bits that have the same function, to have the same name (regardless of processor family). Care must still be taken, since they may not be at the same special function register address. The following shows the register and bit names that have been changed:

Old Name	New Name
TX8/9	TX9
RC8/9	RX9
RCD8	RX9D
TXD8	TX9D

Instruction DECFSNZ corrected to DCFSNZ

Instruction INCFSNZ corrected to INFSNZ

Enhanced discussion on PWM to include equation for determining bits of PWM resolution.

Section 13.2.2 and 13.3.2 have had the description of updating the FERR and RX9 bits enhanced.

The location of configuration bit PM2 was changed (Figure 6-1 and Figure 14-1).

Enhanced description of the operation of the INTSTA register.

Added note to discussion of interrupt operation.

Tightened electrical spec D110.

Corrected steps for setting up USART Asynchronous Reception.

## APPENDIX E: PIC16/17 MICROCONTROLLERS

## **E.1 PIC14000 Devices**

## E.4 PIC16C6X Family of Devices

Clock	Memory	Peripherals	Features
PIC16C62	20 2K —	128 TMR0, TMR1, TMR2 1 SPI/I <sup>2</sup> C —	7 22 3.0-6.0 Yes — 28-pin SDIP, SOIC, SSOP
PIC16C62A <sup>(1)</sup>	20 2K —	128 TMR0, TMR1, TMR2 1 SPI/I <sup>2</sup> C —	7 22 2.5-6.0 Yes Yes 28-pin SDIP, SOIC, SSOP
PIC16CR62 <sup>(1)</sup>	20 — 2K	128 TMR0, TMR1, TMR2 1 SPI/I <sup>2</sup> C —	7 22 2.5-6.0 Yes Yes 28-pin SDIP, SOIC, SSOP
PIC16C63	20 4K —	192 TMR0, TMR1, TMR2 2 SPI/I <sup>2</sup> C, USART	10 22 2.5-6.0 Yes Yes 28-pin SDIP, SOIC
PIC16CR63 <sup>(1)</sup>	20 — 4K	192 TMR0, TMR1, TMR2 2 SPI/I <sup>2</sup> C, USART	10 22 2.5-6.0 Yes Yes 28-pin SDIP, SOIC
PIC16C64	20 2K —	128 TMR0, TMR1, TMR2 1 SPI/I <sup>2</sup> C Yes	8 33 3.0-6.0 Yes — 40-pin DIP; 44-pin PLCC, MQFP
PIC16C64A <sup>(1)</sup>	20 2K —	128 TMR0, TMR1, TMR2 1 SPI/I <sup>2</sup> C Yes	8 33 2.5-6.0 Yes Yes 40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16CR64 <sup>(1)</sup>	20 — 2K	128 TMR0, TMR1, TMR2 1 SPI/I <sup>2</sup> C, USART	8 33 2.5-6.0 Yes Yes 40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16C65	20 4K —	192 TMR0, TMR1, TMR2 2 SPI/I <sup>2</sup> C, USART	11 33 3.0-6.0 Yes — 40-pin DIP; 44-pin PLCC, MQFP
PIC16C65A <sup>(1)</sup>	20 4K —	192 TMR0, TMR1, TMR2 2 SPI/I <sup>2</sup> C, USART	11 33 2.5-6.0 Yes Yes 40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16CR65 <sup>(1)</sup>	20 — 4K	192 TMR0, TMR1, TMR2 2 SPI/I <sup>2</sup> C, USART	11 33 2.5-6.0 Yes Yes 40-pin DIP; 44-pin PLCC, MQFP, TQFP

All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect, and high I/O current capability.

All PIC16C6X family devices use serial programming with clock pin RB6 and data pin RB7.

Note 1: Please contact your local sales office for availability of these devices.

# **PIC17C4X**

---

---

**NOTES:**