

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 25MHz |
| Connectivity | UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 33 |
| Program Memory Size | 16KB (8K x 16) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 454 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 6V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-QFP |
| Supplier Device Package | 44-MQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic17c44-25-pq |

9.4 PORTD and DDRD Registers

PORTD is an 8-bit bi-directional port. The corresponding data direction register is DDRD. A '1' in DDRD configures the corresponding port pin as an input. A '0' in the DDRC register configures the corresponding port pin as an output. Reading PORTD reads the status of the pins, whereas writing to it will write to the port latch. PORTD is multiplexed with the system bus. When operating as the system bus, PORTD is the high order byte of the address/data bus (AD15:AD8). The timing for the system bus is shown in the Electrical Characteristics section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O.

Example 9-3 shows the instruction sequence to initialize PORTD. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized.


EXAMPLE 9-3: INITIALIZING PORTD

```

MOVLB 1           ; Select Bank 1
CLRF  PORTD      ; Initialize PORTD data
                  ; latches before setting
                  ; the data direction
                  ; register
MOVLW 0xCF        ; Value used to initialize
                  ; data direction
MOVWF  DDRD       ; Set RD<3:0> as inputs
                  ; RD<5:4> as outputs
                  ; RD<7:6> as inputs

```

FIGURE 9-7: PORTD BLOCK DIAGRAM (IN I/O PORT MODE)



PIC17C4X

NOTES:

11.1 Timer0 Operation

When the T0CS (T0STA<5>) bit is set, TMR0 increments on the internal clock. When T0CS is clear, TMR0 increments on the external clock (RA1/T0CKI pin). The external clock edge can be configured in software. When the T0SE (T0STA<6>) bit is set, the timer will increment on the rising edge of the RA1/T0CKI pin. When T0SE is clear, the timer will increment on the falling edge of the RA1/T0CKI pin. The prescaler can be programmed to introduce a prescale of 1:1 to 1:256. The timer increments from 0000h to FFFFh and rolls over to 0000h. On overflow, the TMR0 Interrupt Flag bit (T0IF) is set. The TMR0 interrupt can be masked by clearing the corresponding TMR0 Interrupt Enable bit (T0IE). The TMR0 Interrupt Flag bit (T0IF) is automatically cleared when vectoring to the TMR0 interrupt vector.

11.2 Using Timer0 with External Clock

When the external clock input is used for Timer0, it is synchronized with the internal phase clocks. Figure 11-3 shows the synchronization of the external clock. This synchronization is done after the prescaler. The output of the prescaler (PSOUT) is sampled twice in every instruction cycle to detect a rising or a falling edge. The timing requirements for the external clock are detailed in the electrical specification section for the desired device.

11.2.1 DELAY FROM EXTERNAL CLOCK EDGE

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time TMR0 is actually incremented. Figure 11-3 shows that this delay is between 3Tosc and 7Tosc. Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within ± 4 Tosc (± 121 ns @ 33 MHz).

FIGURE 11-2: TIMER0 MODULE BLOCK DIAGRAM





FIGURE 11-3: TMR0 TIMING WITH EXTERNAL CLOCK (INCREMENT ON FALLING EDGE)



12.1.3.3.1 MAX RESOLUTION/FREQUENCY FOR EXTERNAL CLOCK INPUT

The use of an external clock for the PWM time-base (Timer1 or Timer2) limits the PWM output to a maximum resolution of 8-bits. The PWxDCL<7:6> bits must be kept cleared. Use of any other value will distort the PWM output. All resolutions are supported when internal clock mode is selected. The maximum attainable frequency is also lower. This is a result of the timing requirements of an external clock input for a timer (see the Electrical Specification section). The maximum PWM frequency, when the timers clock source is the RB4/TCLK12 pin, is shown in Table 12-3 (standard resolution mode).

12.2 Timer3

Timer3 is a 16-bit timer consisting of the TMR3H and TMR3L registers. TMR3H is the high byte of the timer and TMR3L is the low byte. This timer has an associated 16-bit period register (PR3H/CA1H:PR3L/CA1L). This period register can be software configured to be a second 16-bit capture register.

When the TMR3CS bit (TCON1<2>) is clear, the timer increments every instruction cycle ($F_{osc}/4$). When TMR3CS is set, the timer increments on every falling edge of the RB5/TCLK3 pin. In either mode, the TMR3ON bit must be set for the timer to increment. When TMR3ON is clear, the timer will not increment or set the TMR3IF bit.

Timer3 has two modes of operation, depending on the CA1/PR3 bit (TCON2<3>). These modes are:

- One capture and one period register mode
- Dual capture register mode

The PIC17C4X has up to two 16-bit capture registers that capture the 16-bit value of TMR3 when events are detected on capture pins. There are two capture pins (RB0/CAP1 and RB1/CAP2), one for each capture register. The capture pins are multiplexed with PORTB pins. An event can be:

- a rising edge
- a falling edge
- every 4th rising edge
- every 16th rising edge

Each 16-bit capture register has an interrupt flag associated with it. The flag is set when a capture is made. The capture module is truly part of the Timer3 block. Figure 12-7 and Figure 12-8 show the block diagrams for the two modes of operation.

TABLE 12-4: REGISTERS/BITS ASSOCIATED WITH PWM

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other resets (Note1) |
|---------------|--------|-----------------|--------|--------|--------|---------|--------|--------|--------|-------------------------|-----------------------------------|
| 16h, Bank 3 | TCON1 | CA2ED1 | CA2ED0 | CA1ED1 | CA1ED0 | T16 | TMR3CS | TMR2CS | TMR1CS | 0000 0000 | 0000 0000 |
| 17h, Bank 3 | TCON2 | CA2OVF | CA1OVF | PWM2ON | PWM1ON | CA1/PR3 | TMR3ON | TMR2ON | TMR1ON | 0000 0000 | 0000 0000 |
| 10h, Bank 2 | TMR1 | Timer1 register | | | | | | | | xxxx xxxx | uuuu uuuu |
| 11h, Bank 2 | TMR2 | Timer2 register | | | | | | | | xxxx xxxx | uuuu uuuu |
| 16h, Bank 1 | PIR | RBIF | TMR3IF | TMR2IF | TMR1IF | CA2IF | CA1IF | TXIF | RCIF | 0000 0010 | 0000 0010 |
| 17h, Bank 1 | PIE | RBIE | TMR3IE | TMR2IE | TMR1IE | CA2IE | CA1IE | TXIE | RCIE | 0000 0000 | 0000 0000 |
| 07h, Unbanked | INTSTA | PEIF | TOCKIF | T0IF | INTF | PEIE | TOCKIE | T0IE | INTE | 0000 0000 | 0000 0000 |
| 06h, Unbanked | CPUSTA | — | — | STKAV | GLINTD | TO | PD | — | — | --11 11-- | --11 qq-- |
| 10h, Bank 3 | PW1DCL | DC1 | DC0 | — | — | — | — | — | — | xx-- ---- | uu-- ---- |
| 11h, Bank 3 | PW2DCL | DC1 | DC0 | TM2PW2 | — | — | — | — | — | xx0- ---- | uu0- ---- |
| 12h, Bank 3 | PW1DCH | DC9 | DC8 | DC7 | DC6 | DC5 | DC4 | DC3 | DC2 | xxxx xxxx | uuuu uuuu |
| 13h, Bank 3 | PW2DCH | DC9 | DC8 | DC7 | DC6 | DC5 | DC4 | DC3 | DC2 | xxxx xxxx | uuuu uuuu |

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on conditions,
shaded cells are not used by PWM.

FIGURE 13-3: USART TRANSMIT





FIGURE 13-4: USART RECEIVE



13.3 USART Synchronous Master Mode

In Master Synchronous mode, the data is transmitted in a half-duplex manner; i.e. transmission and reception do not occur at the same time: when transmitting data, the reception is inhibited and vice versa. The synchronous mode is entered by setting the SYNC (TXSTA<4>) bit. In addition, the SPEN (RCSTA<7>) bit is set in order to configure the RA5 and RA4 I/O ports to CK (clock) and DT (data) lines respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting the CSRC (TXSTA<7>) bit.

13.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 13-3. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer TXREG. TXREG is loaded with data in software. The TSR is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cycle), TXREG is empty and the TXIF (PIR<1>) bit is set. This interrupt can be enabled/disabled by setting/clearing the TXIE bit (PIE<1>). TXIF will be set regardless of the state of bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of TXREG, TRMT (TXSTA<1>) shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty. The TSR is not mapped in data memory, so it is not available to the user.

Transmission is enabled by setting the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the RA5/TX/CK pin. Data out is stable around the falling edge of the synchronous clock (Figure 13-10). The transmission can also be started by first loading TXREG and then setting TXEN. This is advantageous when slow baud rates are selected, since BRG is kept in RESET when the TXEN, CREN, and SREN bits are clear. Setting the TXEN bit will start the BRG, creating a shift clock immediately. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to the TSR, resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The RA4/RX/DT and RA5/TX/CK pins will revert to hi-impedance. If either CREN or SREN are set during a transmission, the transmission is aborted and the

RA4/RX/DT pin reverts to a hi-impedance state (for a reception). The RA5/TX/CK pin will remain an output if the CSRC bit is set (internal clock). The transmitter logic is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear the TXEN bit. If the SREN bit is set (to interrupt an ongoing transmission and receive a single word), then after the single word is received, SREN will be cleared and the serial port will revert back to transmitting, since the TXEN bit is still set. The DT line will immediately switch from hi-impedance receive mode to transmit and start driving. To avoid this, TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty). If the TSR was empty and TXREG was written before writing the "new" TX9D, the "present" value of TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

1. Initialize the SPBRG register for the appropriate baud rate (see Baud Rate Generator Section for details).
2. Enable the synchronous master serial port by setting the SYNC, SPEN, and CSRC bits.
3. Ensure that the CREN and SREN bits are clear (these bits override transmission when set).
4. If interrupts are desired, then set the TXIE bit (the GLINTD bit must be clear and the PEIE bit must be set).
5. If 9-bit transmission is desired, then set the TX9 bit.
6. Start transmission by loading data to the TXREG register.
7. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
8. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner than doing these two events in the reverse order.

| | |
|--------------|--|
| Note: | To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is re-enabled. |
|--------------|--|

| NEGW | Negate W | | | | | | | | |
|-------------------|---|---------|------|------|------|--------|-----|---------|-----|
| Syntax: | [label] NEGW f,s | | | | | | | | |
| Operands: | $0 \leq F \leq 255$ $s \in [0,1]$ | | | | | | | | |
| Operation: | $\overline{WREG} + 1 \rightarrow (f);$ $WREG + 1 \rightarrow s$ | | | | | | | | |
| Status Affected: | OV, C, DC, Z | | | | | | | | |
| Encoding: | <table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td>0010</td> <td>110s</td> <td>ffff</td> <td>ffff</td> </tr> </table> | 0010 | 110s | ffff | ffff | | | | |
| 0010 | 110s | ffff | ffff | | | | | | |
| Description: | WREG is negated using two's complement. If 's' is 0 the result is placed in WREG and data memory location 'f'. If 's' is 1 the result is placed only in data memory location 'f'. | | | | | | | | |
| Words: | 1 | | | | | | | | |
| Cycles: | 1 | | | | | | | | |
| Q Cycle Activity: | | | | | | | | | |
| | <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>Q1</th> <th>Q2</th> <th>Q3</th> <th>Q4</th> </tr> <tr> <td>Decode</td> <td>NOP</td> <td>Execute</td> <td>NOP</td> </tr> </table> | Q1 | Q2 | Q3 | Q4 | Decode | NOP | Execute | NOP |
| Q1 | Q2 | Q3 | Q4 | | | | | | |
| Decode | NOP | Execute | NOP | | | | | | |
| | <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>Q1</td> <td>Q2</td> <td>Q3</td> <td>Q4</td> </tr> <tr> <td>Decode</td> <td>NOP</td> <td>Execute</td> <td>NOP</td> </tr> </table> | Q1 | Q2 | Q3 | Q4 | Decode | NOP | Execute | NOP |
| Q1 | Q2 | Q3 | Q4 | | | | | | |
| Decode | NOP | Execute | NOP | | | | | | |

Example: NEGW REG,0

Before Instruction

```
WREG = 0011 1010 [0x3A],  
REG = 1010 1011 [0xAB]
```

After Instruction

```
WREG = 1100 0111 [0xC6]  
REG = 1100 0111 [0xC6]
```

| NOP | No Operation | | | | | | | | |
|-------------------|---|---------|------|------|------|--------|-----|---------|-----|
| Syntax: | [label] NOP | | | | | | | | |
| Operands: | None | | | | | | | | |
| Operation: | No operation | | | | | | | | |
| Status Affected: | None | | | | | | | | |
| Encoding: | <table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td>0000</td> <td>0000</td> <td>0000</td> <td>0000</td> </tr> </table> | 0000 | 0000 | 0000 | 0000 | | | | |
| 0000 | 0000 | 0000 | 0000 | | | | | | |
| Description: | No operation. | | | | | | | | |
| Words: | 1 | | | | | | | | |
| Cycles: | 1 | | | | | | | | |
| Q Cycle Activity: | | | | | | | | | |
| | <table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <th>Q1</th> <th>Q2</th> <th>Q3</th> <th>Q4</th> </tr> <tr> <td>Decode</td> <td>NOP</td> <td>Execute</td> <td>NOP</td> </tr> </table> | Q1 | Q2 | Q3 | Q4 | Decode | NOP | Execute | NOP |
| Q1 | Q2 | Q3 | Q4 | | | | | | |
| Decode | NOP | Execute | NOP | | | | | | |
| | <table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td>Q1</td> <td>Q2</td> <td>Q3</td> <td>Q4</td> </tr> <tr> <td>Decode</td> <td>NOP</td> <td>Execute</td> <td>NOP</td> </tr> </table> | Q1 | Q2 | Q3 | Q4 | Decode | NOP | Execute | NOP |
| Q1 | Q2 | Q3 | Q4 | | | | | | |
| Decode | NOP | Execute | NOP | | | | | | |

Example:

None.

| RLNCF | Rotate Left f (no carry) | | | | |
|-------------------|---|-------------------|---------|----------------------|------|
| Syntax: | [label] RLNCF f,d | | | | |
| Operands: | $0 \leq f \leq 255$ $d \in [0,1]$ | | | | |
| Operation: | $f<n> \rightarrow d<n+1>;$ $f<7> \rightarrow d<0>$ | | | | |
| Status Affected: | None | | | | |
| Encoding: | <table border="1"><tr><td>0010</td><td>001d</td><td>ffff</td><td>ffff</td></tr></table> | 0010 | 001d | ffff | ffff |
| 0010 | 001d | ffff | ffff | | |
| Description: | The contents of register 'f' are rotated one bit to the left. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is stored back in register 'f'.  | | | | |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Q Cycle Activity: | | | | | |
| | Q1 Q2 Q3 Q4 | | | | |
| | Decode | Read register 'f' | Execute | Write to destination | |

Example: RLNCF REG, 1

Before Instruction

```
C      =  0
REG    =  1110 1011
```

After Instruction

```
C      =
REG    =  1101 0111
```

| RRCF | Rotate Right f through Carry | | | | |
|-------------------|---|-------------------|---------|----------------------|------|
| Syntax: | [label] RRCF f,d | | | | |
| Operands: | $0 \leq f \leq 255$ $d \in [0,1]$ | | | | |
| Operation: | $f<n> \rightarrow d<n-1>;$ $f<0> \rightarrow C;$ $C \rightarrow d<7>$ | | | | |
| Status Affected: | C | | | | |
| Encoding: | <table border="1"><tr><td>0001</td><td>100d</td><td>ffff</td><td>ffff</td></tr></table> | 0001 | 100d | ffff | ffff |
| 0001 | 100d | ffff | ffff | | |
| Description: | The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'.  | | | | |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Q Cycle Activity: | | | | | |
| | Q1 Q2 Q3 Q4 | | | | |
| | Decode | Read register 'f' | Execute | Write to destination | |

Example: RRCF REG1, 0

Before Instruction

```
REG1  =  1110 0110
C      =  0
```

After Instruction

```
REG1  =  1110 0110
WREG  =  0111 0011
C      =  0
```

| SLEEP | Enter SLEEP mode | | | | | | | | |
|-------------------|--|---------|------|------|------|--------|----------------------|---------|-----|
| Syntax: | [<i>label</i>] SLEEP | | | | | | | | |
| Operands: | None | | | | | | | | |
| Operation: | 00h → WDT; 0 → WDT postscaler; 1 → $\overline{\text{TO}}$; 0 → $\overline{\text{PD}}$ | | | | | | | | |
| Status Affected: | $\overline{\text{TO}}$, $\overline{\text{PD}}$ | | | | | | | | |
| Encoding: | <table border="1"><tr><td>0000</td><td>0000</td><td>0000</td><td>0011</td></tr></table> | 0000 | 0000 | 0000 | 0011 | | | | |
| 0000 | 0000 | 0000 | 0011 | | | | | | |
| Description: | The power down status bit ($\overline{\text{PD}}$) is cleared. The time-out status bit ($\overline{\text{TO}}$) is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped. | | | | | | | | |
| Words: | 1 | | | | | | | | |
| Cycles: | 1 | | | | | | | | |
| Q Cycle Activity: | <table border="1"><tr><th>Q1</th><th>Q2</th><th>Q3</th><th>Q4</th></tr><tr><td>Decode</td><td>Read register PCLATH</td><td>Execute</td><td>NOP</td></tr></table> | Q1 | Q2 | Q3 | Q4 | Decode | Read register PCLATH | Execute | NOP |
| Q1 | Q2 | Q3 | Q4 | | | | | | |
| Decode | Read register PCLATH | Execute | NOP | | | | | | |

Example: SLEEP

Before Instruction

$\overline{\text{TO}} = ?$
 $\overline{\text{PD}} = ?$

After Instruction

$\overline{\text{TO}} = 1 \dagger$
 $\overline{\text{PD}} = 0$

† If WDT causes wake-up, this bit is cleared

| SUBLW | Subtract WREG from Literal | | | | | | | | |
|-------------------|--|---------|---------------|------|------|--------|------------------|---------|---------------|
| Syntax: | [<i>label</i>] SUBLW k | | | | | | | | |
| Operands: | $0 \leq k \leq 255$ | | | | | | | | |
| Operation: | $k - (\text{WREG}) \rightarrow (\text{WREG})$ | | | | | | | | |
| Status Affected: | OV, C, DC, Z | | | | | | | | |
| Encoding: | <table border="1"><tr><td>1011</td><td>0010</td><td>kkkk</td><td>kkkk</td></tr></table> | 1011 | 0010 | kkkk | kkkk | | | | |
| 1011 | 0010 | kkkk | kkkk | | | | | | |
| Description: | WREG is subtracted from the eight bit literal 'k'. The result is placed in WREG. | | | | | | | | |
| Words: | 1 | | | | | | | | |
| Cycles: | 1 | | | | | | | | |
| Q Cycle Activity: | <table border="1"><tr><th>Q1</th><th>Q2</th><th>Q3</th><th>Q4</th></tr><tr><td>Decode</td><td>Read literal 'k'</td><td>Execute</td><td>Write to WREG</td></tr></table> | Q1 | Q2 | Q3 | Q4 | Decode | Read literal 'k' | Execute | Write to WREG |
| Q1 | Q2 | Q3 | Q4 | | | | | | |
| Decode | Read literal 'k' | Execute | Write to WREG | | | | | | |

Example 1: SUBLW 0x02

Before Instruction

WREG = 1
C = ?

After Instruction

WREG = 1
C = 1 ; result is positive
Z = 0

Example 2:

Before Instruction

WREG = 2
C = ?

After Instruction

WREG = 0
C = 1 ; result is zero
Z = 1

Example 3:

Before Instruction

WREG = 3
C = ?

After Instruction

WREG = FF ; (2's complement)
C = 0 ; result is negative
Z = 1

| SUBWF | Subtract WREG from f | | | | |
|-------------------|---|------|------|------|------|
| Syntax: | [<i>label</i>] SUBWF f,d | | | | |
| Operands: | $0 \leq f \leq 255$ $d \in [0,1]$ | | | | |
| Operation: | $(f) - (W) \rightarrow (\text{dest})$ | | | | |
| Status Affected: | OV, C, DC, Z | | | | |
| Encoding: | <table border="1"><tr><td>0000</td><td>010d</td><td>ffff</td><td>ffff</td></tr></table> | 0000 | 010d | ffff | ffff |
| 0000 | 010d | ffff | ffff | | |
| Description: | Subtract WREG from register 'f' (2's complement method). If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'. | | | | |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Q Cycle Activity: | | | | | |
| | Q1 Q2 Q3 Q4 | | | | |
| | Decode Read register 'f' Execute Write to destination | | | | |

Example 1: SUBWF REG1, 1

Before Instruction

```
REG1 = 3
WREG = 2
C     = ?
```

After Instruction

```
REG1 = 1
WREG = 2
C     = 1 ; result is positive
Z     = 0
```

Example 2:

Before Instruction

```
REG1 = 2
WREG = 2
C     = ?
```

After Instruction

```
REG1 = 0
WREG = 2
C     = 1 ; result is zero
Z     = 1
```

Example 3:

Before Instruction

```
REG1 = 1
WREG = 2
C     = ?
```

After Instruction

```
REG1 = FF
WREG = 2
C     = 0 ; result is negative
Z     = 0
```

| SUBWFB | Subtract WREG from f with Borrow | | | | |
|-------------------|---|------|------|------|------|
| Syntax: | [<i>label</i>] SUBWFB f,d | | | | |
| Operands: | $0 \leq f \leq 255$ $d \in [0,1]$ | | | | |
| Operation: | $(f) - (W) - \bar{C} \rightarrow (\text{dest})$ | | | | |
| Status Affected: | OV, C, DC, Z | | | | |
| Encoding: | <table border="1"><tr><td>0000</td><td>001d</td><td>ffff</td><td>ffff</td></tr></table> | 0000 | 001d | ffff | ffff |
| 0000 | 001d | ffff | ffff | | |
| Description: | Subtract WREG and the carry flag (borrow) from register 'f' (2's complement method). If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'. | | | | |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Q Cycle Activity: | | | | | |
| | Q1 Q2 Q3 Q4 | | | | |
| | Decode Read register 'f' Execute Write to destination | | | | |

Example 1: SUBWFB REG1, 1

Before Instruction

```
REG1 = 0x19 (0001 1001)
WREG = 0x0D (0000 1101)
C     = 1
```

After Instruction

```
REG1 = 0x0C (0000 1011)
WREG = 0x0D (0000 1101)
C     = 1 ; result is positive
Z     = 0
```

Example 2: SUBWFB REG1, 0

Before Instruction

```
REG1 = 0x1B (0001 1011)
WREG = 0x1A (0001 1010)
C     = 0
```

After Instruction

```
REG1 = 0x1B (0001 1011)
WREG = 0x00
C     = 1 ; result is zero
Z     = 1
```



Example 3: SUBWFB REG1, 1

Before Instruction

```
REG1 = 0x03 (0000 0011)
WREG = 0x0E (0000 1101)
C     = 1
```

After Instruction

```
REG1 = 0xF5 (1111 0100) [2's comp]
WREG = 0x0E (0000 1101)
C     = 0 ; result is negative
Z     = 0
```

FIGURE 18-7: TYPICAL IDD vs. FREQUENCY (EXTERNAL CLOCK 25°C)**FIGURE 18-8: MAXIMUM IDD vs. FREQUENCY (EXTERNAL CLOCK 125°C TO -40°C)**

PIC17C4X

Applicable Devices | 42 | R42 | 42A | 43 | R43 | 44 |

FIGURE 18-9: TYPICAL IPD VS. VDD WATCHDOG DISABLED 25°C





FIGURE 18-10: MAXIMUM IPD VS. VDD WATCHDOG DISABLED



PIC17C4X

Applicable Devices 42 R42 42A 43 R43 44

TABLE 19-1: CROSS REFERENCE OF DEVICE Specs FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

| | | JW Devices (Ceramic Windboxed Devices) | | | |
|-----|---|--|--|--|---|
| | | PIC17CR42-33 PIC17C42A-33 PIC17C43-33 PIC17CR43-33 PIC17C44-33 | PIC17CR42-25 PIC17C42A-25 PIC17C43-25 PIC17CR43-25 PIC17C44-25 | PIC17CR42-16 PIC17C42A-16 PIC17C43-16 PIC17CR43-16 PIC17C44-16 | PIC17CR42-33 PIC17C42A-33 PIC17C43-33 PIC17CR43-33 PIC17C44-33 |
| OSC | | PIC17LCR42-08 PIC17LC42A-08 PIC17LC43-08 PIC17LCR43-08 PIC17LC44-08 | PIC17CR42-08 PIC17LC42A-08 PIC17LC43-08 PIC17LCR43-08 PIC17LC44-08 | PIC17CR42-16 PIC17C42A-16 PIC17C43-16 PIC17CR43-16 PIC17C44-16 | PIC17CR42-25 PIC17C42A-25 PIC17C43-25 PIC17CR43-25 PIC17C44-25 |
| RC | VDD: 2.5V to 6.0V IDD: 6 mA max. IPD: 5 μ A max. at 5.5V WDT disabled Freq: 4 MHz max. | VDD: 4.5V to 6.0V IDD: 6 mA max. IPD: 5 μ A max. at 5.5V WDT disabled Freq: 4 MHz max. | VDD: 4.5V to 6.0V IDD: 6 mA max. IPD: 5 μ A max. at 5.5V WDT disabled Freq: 4 MHz max. | VDD: 4.5V to 6.0V IDD: 6 mA max. IPD: 5 μ A max. at 5.5V WDT disabled Freq: 4 MHz max. | VDD: 4.5V to 6.0V IDD: 6 mA max. IPD: 5 μ A max. at 5.5V WDT disabled Freq: 4 MHz max. |
| XT | VDD: 2.5V to 6.0V IDD: 12 mA max. IPD: 5 μ A max. at 5.5V WDT disabled Freq: 8 MHz max. | VDD: 4.5V to 6.0V IDD: 24 mA max. IPD: 5 μ A max. at 5.5V WDT disabled Freq: 16 MHz max. | VDD: 4.5V to 6.0V IDD: 38 mA max. IPD: 5 μ A max. at 5.5V WDT disabled Freq: 25 MHz max. | VDD: 4.5V to 6.0V IDD: 38 mA max. IPD: 5 μ A max. at 5.5V WDT disabled Freq: 33 MHz max. | VDD: 4.5V to 6.0V IDD: 38 mA max. IPD: 5 μ A max. at 5.5V WDT disabled Freq: 33 MHz max. |
| EC | VDD: 2.5V to 6.0V IDD: 12 mA max. IPD: 5 μ A max. at 5.5V WDT disabled Freq: 8 MHz max. | VDD: 4.5V to 6.0V IDD: 24 mA max. IPD: 5 μ A max. at 5.5V WDT disabled Freq: 16 MHz Max | VDD: 4.5V to 6.0V IDD: 38 mA max. IPD: 5 μ A max. at 5.5V WDT disabled Freq: 25 MHz max. | VDD: 4.5V to 6.0V IDD: 38 mA max. IPD: 5 μ A max. at 5.5V WDT disabled Freq: 33 MHz max. | VDD: 4.5V to 6.0V IDD: 38 mA max. IPD: 5 μ A max. at 5.5V WDT disabled Freq: 33 MHz max. |
| LF | VDD: 2.5V to 6.0V IDD: 150 μ A max. at 32 kHz IPD: 5 μ A max. at 5.5V WDT disabled Freq: 2 MHz max. | VDD: 4.5V to 6.0V IDD: 95 μ A typ. at 32 kHz IPD: < 1 μ A typ. at 5.5V WDT disabled Freq: 2 MHz max. | VDD: 4.5V to 6.0V IDD: 95 μ A typ. at 32 kHz IPD: < 1 μ A typ. at 5.5V WDT disabled Freq: 2 MHz max. | VDD: 4.5V to 6.0V IDD: 95 μ A typ. at 32 kHz IPD: < 1 μ A typ. at 5.5V WDT disabled Freq: 2 MHz max. | VDD: 2.5V to 6.0V IDD: 150 μ A max. at 32 kHz IPD: 5 μ A max. at 5.5V WDT disabled Freq: 2 MHz max. |

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

PIC17C4X

Applicable Devices | 42 | R42 | 42A | 43 | R43 | 44

| Standard Operating Conditions (unless otherwise stated) | | | | | | | |
|--|-------|--|---------------------------|-------------|-----------------|-------|--|
| DC CHARACTERISTICS | | | | | | | |
| Parameter No. | Sym | Characteristic | Min | Typ† | Max | Units | Operating temperature |
| | | | | | | | -40°C ≤ TA ≤ +85°C for industrial and 0°C ≤ TA ≤ +70°C for commercial |
| Operating voltage VDD range as described in Section 19.1 | | | | | | | |
| D080 | Vol | Output Low Voltage I/O ports (except RA2 and RA3) | — | — | 0.1VDD | V | IOL = VDD/1.250 mA 4.5V ≤ VDD ≤ 6.0V |
| D081 | | with TTL buffer | — | — | 0.1VDD * 0.4 | V | VDD = 2.5V IOL = 6 mA, VDD = 4.5V Note 6 |
| D082 | | RA2 and RA3 | — | — | 3.0 | V | IOL = 60.0 mA, VDD = 6.0V |
| D083 | | OSC2/CLKOUT | — | — | 0.4 | V | IOL = 1 mA, VDD = 4.5V |
| D084 | | (RC and EC osc modes) | — | — | 0.1VDD * | V | IOL = VDD/5 mA (PIC17LC43/LC44 only) |
| D090 | VOH | Output High Voltage (Note 3) I/O ports (except RA2 and RA3) | 0.9VDD 0.9VDD * 2.4 | — — — | — | V | IOH = -VDD/2.500 mA 4.5V ≤ VDD ≤ 6.0V VDD = 2.5V IOH = -6.0 mA, VDD=4.5V Note 6 |
| D091 | | with TTL buffer | | | | V | |
| D092 | | RA2 and RA3 | — | — | 12 | V | Pulled-up to externally applied voltage |
| D093 | | OSC2/CLKOUT | 2.4 | — | — | V | IOH = -5 mA, VDD = 4.5V |
| D094 | | (RC and EC osc modes) | 0.9VDD * | — | — | V | IOH = -VDD/5 mA (PIC17LC43/LC44 only) |
| D100 | Cosc2 | Capacitive Loading Specs on Output Pins OSC2/CLKOUT pin | — | — | 25 | pF | In EC or RC osc modes when OSC2 pin is outputting CLKOUT. external clock is used to drive OSC1. |
| D101 | CIO | All I/O pins and OSC2 (in RC mode) | — | — | 50 | pF | |
| D102 | CAD | System Interface Bus (PORTC, PORTD and PORTE) | — | — | 50 | pF | In Microprocessor or Extended Microcontroller mode |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

‡ These parameters are for design guidance only and are not tested, nor characterized.

- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.
- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as coming out of the pin.
 - 4: These specifications are for the programming of the on-chip program memory EEPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).
 - 5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.
 - 6: For TTL buffers, the better of the two specifications may be used.

FIGURE 19-9: USART MODULE: SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 19-9: SYNCHRONOUS TRANSMISSION REQUIREMENTS

| Param No. | Sym | Characteristic | | Min | Typ† | Max | Units | Conditions |
|-----------|----------|--|--------------------------|-----|------|-----|-------|------------|
| 120 | TckH2dtV | SYNC XMIT (MASTER & SLAVE) Clock high to data out valid | PIC17CR42/42A/43/R43/44 | — | — | 50 | ns | |
| | | | PIC17LCR42/42A/43/R43/44 | — | — | 75 | ns | |
| 121 | TckRF | Clock out rise time and fall time (Master Mode) | PIC17CR42/42A/43/R43/44 | — | — | 25 | ns | |
| | | | PIC17LCR42/42A/43/R43/44 | — | — | 40 | ns | |
| 122 | TdtRF | Data out rise time and fall time | PIC17CR42/42A/43/R43/44 | — | — | 25 | ns | |
| | | | PIC17LCR42/42A/43/R43/44 | — | — | 40 | ns | |

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 19-10: USART MODULE: SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 19-10: SYNCHRONOUS RECEIVE REQUIREMENTS


| Parameter No. | Sym | Characteristic | Min | Typ† | Max | Units | Conditions |
|---------------|----------|--|-----|------|-----|-------|------------|
| 125 | TdtV2ckL | SYNC RCV (MASTER & SLAVE) Data hold before CK↓ (DT hold time) | 15 | — | — | ns | |
| 126 | TckL2dtl | Data hold after CK↓ (DT hold time) | 15 | — | — | ns | |

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC17C4X

21.6 Package Marking Information


40-Lead PDIP/CERDIP




Example




40 Lead CERDIP Windowed




Example




44-Lead PLCC




Example




44-Lead MQFP



Example



44-Lead TQFP



Example



Legend: MM...M Microchip part number information

XX...X Customer specific information*

AA Year code (last 2 digits of calendar year)

BB Week code (week of January 1 is week '01')

C Facility code of the plant at which wafer is manufactured

C = Chandler, Arizona, U.S.A.,

S = Tempe, Arizona, U.S.A.

D Mask revision number

E Assembly code of the plant or country of origin in which part was assembled

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

E.7 PIC16C9XX Family Of Devices

| | Clock | | Memory | | Peripherals | | Features | |
|-----------|-------|----|--------|---------------------|-------------|---------------------------|----------------------|--------------------------------------|
| PIC16C923 | 8 | 4K | 176 | TMR0, TMR1, TMR2 | 1 | SPI/I ² C — | 4 Com 32 Seg | 8 25 27 3.0-6.0 Yes — |
| PIC16C924 | 8 | 4K | 176 | TMR0, TMR1, TMR2 | 1 | SPI/I ² C — | 5 4 Com 32 Seg | 9 25 27 3.0-6.0 Yes — |

Notes:
 1. All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.
 2. All PIC16CXX Family devices use serial programming with clock pin RB6 and data pin RB7.
 3. Note 1: Please contact your local Microchip representative for availability of this package.

PIC17C4X

NOTES:

| | |
|---|--------------------|
| Receive Status and Control Register | 83 |
| Register File Map | 33 |
| Registers | |
| ALUSTA | 27, 36 |
| BRG | 86 |
| BSR | 27 |
| CPUSTA | 37 |
| File Map | 33 |
| FSR0 | 40 |
| FSR1 | 40 |
| INDF0 | 40 |
| INDF1 | 40 |
| INTSTA | 22 |
| PIE | 23 |
| PIR | 24 |
| RCSTA | 84 |
| Special Function Table | 34 |
| T0STA | 38, 67 |
| TCON1 | 71 |
| TCON2 | 72 |
| TMR1 | 81 |
| TMR2 | 81 |
| TMR3 | 81 |
| TXSTA | 83 |
| WREG | 27 |
| Reset | |
| Section | 15 |
| Status Bits and Their Significance | 16 |
| Time-Out in Various Situations | 16 |
| Time-Out Sequence | 16 |
| RETFIE | 131 |
| RETLW | 131 |
| RETURN | 132 |
| RLCF | 132 |
| RLNCF | 133 |
| RRCF | 133 |
| RRNCF | 134 |
| RX Pin Sampling Scheme | 91 |
| RX9 | 84 |
| RX9D | 84 |
| S | |
| Sampling | 91 |
| Saving STATUS and WREG in RAM | 27 |
| SETF | 134 |
| SFR | 108 |
| SFR (Special Function Registers) | 29, 32 |
| SFR As Source/Destination | 108 |
| Signed Math | 9 |
| SLEEP | 99, 105, 135 |
| Software Simulator (MPSIM) | 145 |
| SPBRG | 19, 34, 92, 96, 98 |
| Special Features of the CPU | 99 |
| Special Function Registers | 29, 32, 34, 108 |
| SPEN | 84 |
| SREN | 84 |
| Stack | |
| Operation | 39 |
| Pointer | 39 |
| Stack | 29 |
| STKAL | 39 |
| STKAV | 37 |
| SUBLW | 135 |
| SUBWF | 136 |
| SUBWFB | 136 |
| SWAPF | 137 |
| SYNC | 83 |
| Synchronous Master Mode | 93 |
| Synchronous Master Reception | 95 |
| Synchronous Master Transmission | 93 |
| Synchronous Slave Mode | 97 |
| T | |
| T0CKI Pin | 26 |
| T0CKIE | 22 |
| T0CKIF | 22 |
| T0CS | 38, 67 |
| T0IE | 22 |
| T0IF | 22 |
| T0SE | 38, 67 |
| T0STA | 34, 38 |
| T16 | 71 |
| Table Latch | 40 |
| Table Pointer | 40 |
| Table Read | |
| Example | 48 |
| Section | 43 |
| Table Reads Section | 48 |
| TABLRD Operation | 44 |
| Timing | 48 |
| TLRD | 48 |
| TLRD Operation | 44 |
| Table Write | |
| Code | 46 |
| Interaction | 45 |
| Section | 43 |
| TABLWT Operation | 43 |
| Terminating Long Writes | 45 |
| Timing | 46 |
| TLWT Operation | 43 |
| To External Memory | 46 |
| To Internal Memory | 45 |
| TABLRD | 44, 137, 138 |
| TABLWT | 43, 138, 139 |
| TBLATH | 40 |
| TBLATL | 40 |
| TBLPTRH | 34, 40 |
| TBLPTRL | 34, 40 |
| TCLK12 | 71 |
| TCLK3 | 71 |
| TCON1 | 20, 35 |
| TCON2 | 20, 35 |
| Terminating Long Writes | 45 |
| Time-Out Sequence | 16 |
| Timer Resources | 65 |
| Timer0 | 67 |
| Timer1 | |
| 16-bit Mode | 74 |
| Clock Source Select | 71 |
| On bit | 72 |
| Section | 71, 73 |
| Timer2 | |
| 16-bit Mode | 74 |
| Clock Source Select | 71 |
| On bit | 72 |
| Section | 71, 73 |
| Timer3 | |
| Clock Source Select | 71 |
| On bit | 72 |
| Section | 71, 77 |

| | |
|---|------------------------|
| Timing Diagrams | |
| Asynchronous Master Transmission | 90 |
| Asynchronous Reception | 92 |
| Back to Back Asynchronous Master Transmission | 90 |
| Interrupt (INT, TMR0 Pins) | 26 |
| PIC17C42 Capture | 159 |
| PIC17C42 CLKOUT and I/O | 156 |
| PIC17C42 Memory Interface Read | 162 |
| PIC17C42 Memory Interface Write | 161 |
| PIC17C42 PWM Timing | 159 |
| PIC17C42 RESET, Watchdog Timer, Oscillator | |
| Start-up Timer and Power-up Timer | 157 |
| PIC17C42 Timer0 Clock | 158 |
| PIC17C42 Timer1, Timer2 and Timer3 Clock | 158 |
| PIC17C42 USART Module, Synchronous | |
| Receive | 160 |
| PIC17C42 USART Module, Synchronous | |
| Transmission | 160 |
| PIC17C43/44 Capture Timing | 188 |
| PIC17C43/44 CLKOUT and I/O | 185 |
| PIC17C43/44 External Clock | 184 |
| PIC17C43/44 Memory Interface Read | 191 |
| PIC17C43/44 Memory Interface Write | 190 |
| PIC17C43/44 PWM Timing | 188 |
| PIC17C43/44 RESET, Watchdog Timer, Oscillator | |
| Start-up Timer and Power-up Timer | 186 |
| PIC17C43/44 Timer0 Clock | 187 |
| PIC17C43/44 Timer1, Timer2 and Timer3 Clock | 187 |
| PIC17C43/44 USART Module Synchronous | |
| Receive | 189 |
| PIC17C43/44 USART Module Synchronous | |
| Transmission | 189 |
| Synchronous Reception | 95 |
| Synchronous Transmission | 94 |
| Table Read | 48 |
| Table Write | 46 |
| TMR0 | 68, 69 |
| TMR0 Read/Write in Timer Mode | 70 |
| TMR1, TMR2, and TMR3 in External Clock Mode | 80 |
| TMR1, TMR2, and TMR3 in Timer Mode | 81 |
| Wake-Up from SLEEP | 105 |
| Timing Diagrams and Specifications | 155 |
| Timing Parameter Symbology | 153 |
| TLRD | 44, 139 |
| TLWT | 43, 140 |
| TMR0 | |
| 16-bit Read | 69 |
| 16-bit Write | 69 |
| Clock Timing | 158 |
| Module | 68 |
| Operation | 68 |
| Overview | 65 |
| Prescaler Assignments | 69 |
| Read/Write Considerations | 69 |
| Read/Write in Timer Mode | 70 |
| Timing | 68, 69 |
| TMR0 STATUS/Control Register (T0STA) | 38 |
| TMR0H | 34 |
| TMR0L | 34 |
| TMR1 | 20, 35 |
| 8-bit Mode | 73 |
| External Clock Input | 73 |
| Overview | 65 |
| Timer Mode | 81 |
| Timing in External Clock Mode | 80 |
| Two 8-bit Timer/Counter Mode | 73 |
| Using with PWM | 75 |
| TMR1CS | 71 |
| TMR1IE | 23 |
| TMR1IF | 24 |
| TMR1ON | 72 |
| TMR2 | 20, 35 |
| 8-bit Mode | 73 |
| External Clock Input | 73 |
| In Timer Mode | 81 |
| Timing in External Clock Mode | 80 |
| Two 8-bit Timer/Counter Mode | 73 |
| Using with PWM | 75 |
| TMR2CS | 71 |
| TMR2IE | 23 |
| TMR2IF | 24 |
| TMR2ON | 72 |
| TMR3 | |
| Dual Capture1 Register Mode | 79 |
| Example, Reading From | 80 |
| Example, Writing To | 80 |
| External Clock Input | 80 |
| In Timer Mode | 81 |
| One Capture and One Period Register Mode | 78 |
| Overview | 65 |
| Reading/Writing | 80 |
| Timing in External Clock Mode | 80 |
| TMR3CS | 71, 77 |
| TMR3H | 20, 35 |
| TMR3IE | 23 |
| TMR3IF | 24, 77 |
| TMR3L | 20, 35 |
| TMR3ON | 72, 77 |
| TO | 37, 103, 105 |
| Transmit Status and Control Register | 83 |
| TRMT | 83 |
| TSTFSZ | 140 |
| Turning on 16-bit Timer | 74 |
| TX9 | 83 |
| TX9d | 83 |
| TXEN | 83 |
| TXIE | 23 |
| TXIF | 24 |
| TXREG | 19, 34, 89, 93, 97, 98 |
| TXSTA | 19, 34, 92, 96, 98 |
| U | |
| Upward Compatibility | 5 |
| USART | |
| Asynchronous Master Transmission | 90 |
| Asynchronous Mode | 89 |
| Asynchronous Receive | 91 |
| Asynchronous Transmitter | 89 |
| Baud Rate Generator | 86 |
| Synchronous Master Mode | 93 |
| Synchronous Master Reception | 95 |
| Synchronous Master Transmission | 93 |
| Synchronous Slave Mode | 97 |
| Synchronous Slave Transmit | 97 |
| W | |
| Wake-up from SLEEP | 105 |
| Wake-up from SLEEP Through Interrupt | 105 |
| Watchdog Timer | 99, 103 |