



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	16KB (8K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c44-25-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 4-5: OSCILLATOR START-UPTIME



FIGURE 4-6: USING ON-CHIP POR



FIGURE 4-7: BROWN-OUT PROTECTION CIRCUIT 1



FIGURE 4-8: PIC17C42 EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: An external Power-on Reset circuit is required only if VDD power-up time is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: R < 40 k Ω is recommended to ensure that the voltage drop across R does not exceed 0.2V (max. leakage current spec. on the \overline{MCLR}/VPP pin is 5 μ A). A larger voltage drop will degrade VIH level on the \overline{MCLR}/VPP pin.
 - 3: $R1 = 100\Omega$ to 1 k Ω will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or (Electrical Overstress) EOS.

FIGURE 4-9: BROWN-OUT PROTECTION CIRCUIT 2



This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (3)	
Bank 2												
10h	TMR1	Timer1								xxxx xxxx	uuuu uuuu	
11h	TMR2	Timer2	ner2 xxxx xxxx uuuu uuuu									
12h	TMR3L	TMR3 reg	ister; low b	yte						xxxx xxxx	uuuu uuuu	
13h	TMR3H	TMR3 reg	ister; high l	oyte						xxxx xxxx	uuuu uuuu	
14h	PR1	Timer1 pe	eriod registe	er						xxxx xxxx	uuuu uuuu	
15h	PR2	Timer2 pe	eriod registe	er						xxxx xxxx	uuuu uuuu	
16h	PR3L/CA1L	Timer3 pe	eriod registe	er, low byte/c	apture1 regi	ster; low by	te			xxxx xxxx	uuuu uuuu	
17h	PR3H/CA1H	Timer3 pe	mer3 period register, high byte/capture1 register; high byte xxxx xxxx uuuu uuuu									
Bank 3												
10h	PW1DCL	DC1	DC0	—	—	—	—	—	—	xx	uu	
11h	PW2DCL	DC1	DC0	TM2PW2	_	—	—	_	_	xx0	uu0	
12h	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu	
13h	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu	
14h	CA2L	Capture2	low byte							xxxx xxxx	uuuu uuuu	
15h	CA2H	Capture2	high byte							xxxx xxxx	uuuu uuuu	
16h	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000	
17h	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000	
Unbanke	ed											
18h ⁽⁵⁾	PRODL	Low Byte	Low Byte of 16-bit Product (8 x 8 Hardware Multiply) xxxx xxxx uuuu uuuu									
19h ⁽⁵⁾	PRODH	High Byte	of 16-bit P	roduct (8 x 8	B Hardware N	/lultiply)				XXXX XXXX	uuuu uuuu	
Legend:	x = unknown,	u = unchar	nged, - = ur	implemente	d read as '0'	, q - value d	epends on o	condition. Sha	ded cells ar	e unimplemente	ed, read as '0'.	

TABLE 6-3: SPECIAL FUNCTION REGISTERS (Cont.'d)

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose contents are updated from or transferred to the upper byte of the program counter. The TO and PD status bits in CPUSTA are not affected by a MCLR reset. Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset. The following values are for both TBLPTRL and TBLPTRH:

2:

3: 4:

All PIC17C4X devices (Power-on Reset 0000 0000) and (All other resets 0000 0000) except the PIC17C42 (Power-on Reset xxxx xxxx) and (All other resets uuuu uuuu) The PRODL and PRODH registers are not implemented on the PIC17C42.

5:

6.2.2.2 CPU STATUS REGISTER (CPUSTA)

The CPUSTA register contains the status and control bits for the CPU. This register is used to globally enable/disable interrupts. If only a specific interrupt is desired to be enabled/disabled, please refer to the INTerrupt STAtus (INTSTA) register and the Peripheral Interrupt Enable (PIE) register. This register also indicates if the stack is available and contains the Power-down (PD) and Time-out (TO) bits. The TO, PD, and STKAV bits are not writable. These bits are set and cleared according to device logic. Therefore, the result of an instruction with the CPUSTA register as destination may be different than intended.

FIGURE 6-8: CPUSTA REGISTER (ADDRESS: 06h, UNBANKED)



TABLE 9-7: PORTD FUNCTIONS

Name	Bit	Buffer Type	Function
RD0/AD8	bit0	TTL	Input/Output or system bus address/data pin.
RD1/AD9	bit1	TTL	Input/Output or system bus address/data pin.
RD2/AD10	bit2	TTL	Input/Output or system bus address/data pin.
RD3/AD11	bit3	TTL	Input/Output or system bus address/data pin.
RD4/AD12	bit4	TTL	Input/Output or system bus address/data pin.
RD5/AD13	bit5	TTL	Input/Output or system bus address/data pin.
RD6/AD14	bit6	TTL	Input/Output or system bus address/data pin.
RD7/AD15	bit7	TTL	Input/Output or system bus address/data pin.

Legend: TTL = TTL input.

TABLE 9-8: REGISTERS/BITS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
13h, Bank 1	PORTD	RD7/ AD15	RD6/ AD14	RD5/ AD13	RD4/ AD12	RD3/ AD11	RD2/ AD10	RD1/ AD9	RD0/ AD8	xxxx xxxx	uuuu uuuu
12h, Bank 1	DDRD	Data dired	ata direction register for PORTD 1111 1111 1111 1111								

Legend: x = unknown, u = unchanged.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

TABLE 15-2: PIC17CXX INSTRUCTION SET

Mnemonic,		Description	Cycles	1	16-bit	Opcode	e	Status	Notes
Operands				MSb			LSb	Affected	
BYTE-ORIE	NTED F	ILE REGISTER OPERATIONS		•					
ADDWF	f,d	ADD WREG to f	1	0000	111d	ffff	ffff	OV,C,DC,Z	
ADDWFC	f,d	ADD WREG and Carry bit to f	1	0001	000d	ffff	ffff	OV,C,DC,Z	
ANDWF	f,d	AND WREG with f	1	0000	101d	ffff	ffff	Z	
CLRF	f,s	Clear f, or Clear f and Clear WREG	1	0010	100s	ffff	ffff	None	3
COMF	f,d	Complement f	1	0001	001d	ffff	ffff	Z	
CPFSEQ	f	Compare f with WREG, skip if f = WREG	1 (2)	0011	0001	ffff	ffff	None	6,8
CPFSGT	f	Compare f with WREG, skip if f > WREG	1 (2)	0011	0010	ffff	ffff	None	2,6,8
CPFSLT	f	Compare f with WREG, skip if f < WREG	1 (2)	0011	0000	ffff	ffff	None	2,6,8
DAW	f,s	Decimal Adjust WREG Register	1	0010	111s	ffff	ffff	C	3
DECF	f,d	Decrement f	1	0000	011d	ffff	ffff	OV,C,DC,Z	
DECFSZ	f,d	Decrement f, skip if 0	1 (2)	0001	011d	ffff	ffff	None	6,8
DCFSNZ	f,d	Decrement f, skip if not 0	1 (2)	0010	011d	ffff	ffff	None	6,8
INCF	f,d	Increment f	1	0001	010d	ffff	ffff	OV,C,DC,Z	
INCFSZ	f,d	Increment f, skip if 0	1 (2)	0001	111d	ffff	ffff	None	6,8
INFSNZ	f,d	Increment f, skip if not 0	1 (2)	0010	010d	ffff	ffff	None	6,8
IORWF	f,d	Inclusive OR WREG with f	1	0000	100d	ffff	ffff	Z	
MOVFP	f,p	Move f to p	1	011p]	pppp	ffff	ffff	None	
MOVPF	p,f	Move p to f	1	010p j	pppp	ffff	ffff	Z	
MOVWF	f	Move WREG to f	1	0000	0001	ffff	ffff	None	
MULWF	f	Multiply WREG with f	1	0011	0100	ffff	ffff	None	9
NEGW	f,s	Negate WREG	1	0010	110s	ffff	ffff	OV,C,DC,Z	1,3
NOP	_	No Operation	1	0000	0000	0000	0000	None	
RLCF	f,d	Rotate left f through Carry	1	0001	101d	ffff	ffff	С	
RLNCF	f,d	Rotate left f (no carry)	1	0010	001d	ffff	ffff	None	
RRCF	f,d	Rotate right f through Carry	1	0001	100d	ffff	ffff	C	
RRNCF	f,d	Rotate right f (no carry)	1	0010	000d	ffff	ffff	None	
SETF	f,s	Set f	1	0010	101s	ffff	ffff	None	3
SUBWF	f,d	Subtract WREG from f	1	0000	010d	ffff	ffff	OV,C,DC,Z	1
SUBWFB	f,d	Subtract WREG from f with Borrow	1	0000	001d	ffff	ffff	OV,C,DC,Z	1
SWAPF	f,d	Swap f	1	0001	110d	ffff	ffff	None	
TABLRD	t,i,f	Table Read	2 (3)	1010	10ti	ffff	ffff	None	7

Legend: Refer to Table 15-1 for opcode field descriptions.

- Note 1: 2's Complement method.
 - 2: Unsigned arithmetic.

3: If s = '1', only the file is affected: If s = '0', both the WREG register and the file are affected; If only the Working register (WREG) is required to be affected, then f = WREG must be specified.

- 4: During an LCALL, the contents of PCLATH are loaded into the MSB of the PC and kkkk kkkk is loaded into the LSB of the PC (PCL)
- 5: Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event. When writing to external program memory, it is a two-cycle instruction.
- 6: Two-cycle instruction when condition is true, else single cycle instruction.
- 7: Two-cycle instruction except for TABLRD to PCL (program counter low byte) in which case it takes 3 cycles.
- 8: A "skip" means that instruction fetched during execution of current instruction is not executed, instead an NOP is executed.
- 9: These instructions are not available on the PIC17C42.

Mnemonic,		Description	Cycles	1	6-bit C	Opcode	•	Status	Notes
Operands				MSb			LSb	Affected	
TABLWT	t,i,f	Table Write	2	1010 1	lti.	ffff	ffff	None	5
TLRD	t,f	Table Latch Read	1	1010 0	00tx	ffff	ffff	None	
TLWT	t,f	Table Latch Write	1	1010 0)1tx	ffff	ffff	None	
TSTFSZ	f	Test f, skip if 0	1 (2)	0011 0	0011	ffff	ffff	None	6,8
XORWF	f,d	Exclusive OR WREG with f	1	0000 1	10d	ffff	ffff	Z	
BIT-ORIENT	ED FIL	E REGISTER OPERATIONS		1				1	
BCF	f,b	Bit Clear f	1	1000 1	bbb	ffff	ffff	None	
BSF	f,b	Bit Set f	1	1000 0)bbb	ffff	ffff	None	
BTFSC	f,b	Bit test, skip if clear	1 (2)	1001 1	bbb	ffff	ffff	None	6,8
BTFSS	f,b	Bit test, skip if set	1 (2)	1001 0)bbb	ffff	ffff	None	6,8
BTG	f,b	Bit Toggle f	1	0011 1	bbb	ffff	ffff	None	
LITERAL AI	ND CON	ITROL OPERATIONS	•						
ADDLW	k	ADD literal to WREG	1	1011 0	0001	kkkk	kkkk	OV,C,DC,Z	
ANDLW	k	AND literal with WREG	1	1011 0	0101	kkkk	kkkk	Z	
CALL	k	Subroutine Call	2	111k k	kkk	kkkk	kkkk	None	7
CLRWDT	_	Clear Watchdog Timer	1	0000 0	0000	0000	0100	TO,PD	
GOTO	k	Unconditional Branch	2	110k k	kkk	kkkk	kkkk	None	7
IORLW	k	Inclusive OR literal with WREG	1	1011 0	0011	kkkk	kkkk	Z	
LCALL	k	Long Call	2	1011 0)111	kkkk	kkkk	None	4,7
MOVLB	k	Move literal to low nibble in BSR	1	1011 1	000	uuuu	kkkk	None	
MOVLR	k	Move literal to high nibble in BSR	1	1011 1	.01x	kkkk	uuuu	None	9
MOVLW	k	Move literal to WREG	1	1011 0	0000	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	1011 1	100	kkkk	kkkk	None	9
RETFIE	_	Return from interrupt (and enable interrupts)	2	0000 0	0000	0000	0101	GLINTD	7
RETLW	k	Return literal to WREG	2	1011 0	0110	kkkk	kkkk	None	7
RETURN	_	Return from subroutine	2	0000 0	0000	0000	0010	None	7
SLEEP	_	Enter SLEEP Mode	1	0000 0	0000	0000	0011	TO, PD	
SUBLW	k	Subtract WREG from literal	1	1011 0	010	kkkk	kkkk	OV,C,DC,Z	
XORLW	k	Exclusive OR literal with WREG	1	1011 0	0100	kkkk	kkkk	Z	
-									

TABLE 15-2: PIC17CXX INSTRUCTION SET (Cont.'d)

Legend: Refer to Table 15-1 for opcode field descriptions.

Note 1: 2's Complement method.

- 2: Unsigned arithmetic.
- 3: If s = '1', only the file is affected: If s = '0', both the WREG register and the file are affected; If only the Working register (WREG) is required to be affected, then f = WREG must be specified.
- 4: During an LCALL, the contents of PCLATH are loaded into the MSB of the PC and kkkk kkkk is loaded into the LSB of the PC (PCL)
- Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event. When writing to external program memory, it is a two-cycle instruction.
- 6: Two-cycle instruction when condition is true, else single cycle instruction.
- 7: Two-cycle instruction except for TABLRD to PCL (program counter low byte) in which case it takes 3 cycles.
- 8: A "skip" means that instruction fetched during execution of current instruction is not executed, instead an NOP is executed.
- 9: These instructions are not available on the PIC17C42.

WFC	ADD WRE	G and C	Carry bit	to f						
ax:	[<i>label</i>] A[DWFC	f,d							
rands:	0 ≤ f ≤ 255 d ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$								
ration:	(WREG) +	(WREG) + (f) + C \rightarrow (dest)								
us Affected:	OV, C, DC	OV, C, DC, Z								
oding:	0001	000d	ffff	ffff						
cription:	Add WREG memory loc placed in W placed in da	, the Carr ation 'f'. If REG. If 'c ata memo	y Flag and 'd' is 0, th l' is 1, the ry locatior	d data e result is result is n 'f'.						
ds:	1									
es:	1									
vcle Activity:										
Q1	Q2	Q3		Q4						
Decode	Read register 'f'	Execut	te W des	rite to tination						
mple:	ADDWFC	REG	0							
Before Instru Carry bit REG WREG After Instruct Carry bit REG WREG	$ \begin{array}{rcl} = & 1 \\ = & 0x02 \\ = & 0x4D \\ $									
	wFC ax: rands: ration: us Affected: oding: cription: ds: es: vcle Activity: Q1 Decode mple: Before Instru Carry bit REG WREG After Instruct Carry bit REG WREG	WFCADD WREax: $[label] AErands:0 \le f \le 255d \in [0,1]ration:(WREG) +us Affected:OV, C, DCboding:0001cription:Add WREGmemory locplaced in Wplaced in WWREG = 0x02WREG = 0x02WREG = 0x50$	WFCADD WREG and Cax:[label] ADDWFCrands: $0 \le f \le 255$ d $\in [0,1]$ ration:(WREG) + (f) + C -us Affected:OV, C, DC, Zoding: 0001 cription:Add WREG, the Carrmemory location 'f'. Ifplaced in WREG. If 'cplaced in data memoryds:1es:1vcle Activity:Q1Q2Q3DecodeRead register 'f'ExecutionCarry bit =1REG =0x02WREG =0x4DAfter Instruction Carry bit =0REG =0x02WREG =0x202WREG =0x202WREG =0x202WREG =0x50	WFCADD WREG and Carry bitax: $[label]$ ADDWFC f,drands: $0 \le f \le 255$ $d \in [0,1]$ ration: $(WREG) + (f) + C \rightarrow (dest)$ us Affected: OV, C, DC, Z bding: 0001 $000d$ ffffcription:Add WREG, the Carry Flag and memory location 'f'. If 'd' is 0, th placed in WREG. If 'd' is 1, the placed in data memory location'ds:1es:1vcle Activity:Q1Q2Q1Q2Q3DecodeRead register 'f'ExecuteMple:ADDWFCREG0Before Instruction Carry bit = 1 REG = 0x02 WREG = 0x4DREG0After Instruction Carry bit = 0 REG = 0x02 WREG = 0x50REG0						

	N	And Literal with WREG								
Syntax	:	[label] A	NDLW	k					
Operar	nds:	0	$0 \le k \le 255$							
Operat	tion:	(\	(WREG) .AND. (k) \rightarrow (WREG)							
Status Affected:			Z							
Encoding:			1011	0101	kkł	ĸk	kkkk			
Descrij	ption:	TI th W	ne conter e 8-bit lit /REG.	nts of WR eral 'k'. Th	EG are	e AN ult is	D'ed with placed in			
Words:										
Cycles	:	1								
Q Cycl	e Activity:									
	Q1		Q2	Q	3		Q4			
	Decode	Re	ad literal 'k'	Exec	ute	v v	Vrite to VREG			
<u>Examp</u>	ole:	AI	NDLW	0x5F						
Be	efore Instru WREG	ictio =	n 0xA3							
Af	ter Instruc WREG	tion =	0x03							

CLRWDT Clear Watchdog Timer										
Synt	ax:	[label]	С	LRWD	Т					
Ope	rands:	None								
Ope	ration:	$\begin{array}{l} 00h \rightarrow V\\ 0 \rightarrow WE\\ 1 \rightarrow \overline{TO}\\ 1 \rightarrow \overline{PD} \end{array}$	ND DT	0T postsca	aler,					
State	us Affected:	to, PD	TO, PD							
Enco	oding:	0000		0000	000	00	0100			
Des	cription:	CLRWDT timer. It a WDT. Sta	inst also atus	truction resets bits TC	resets the pro and I	the v esca PD a	watchdog ler of the re set.			
Wor	ds:	1								
Cycl	es:	1								
QC	ycle Activity:									
	Q1	Q2		Q3		Q4				
	Decode	Read register ALUSTA		Exec	ute		NOP			
<u>Exa</u>	<u>mple</u> :	CLRWDT								
	Before Instru WDT cou	ction Inter	=	?						
	After Instruct	ion								
	WDT cou	nter	=	0x00						
		stscaler	=	0						
			=	י 1						
	· -			•						

COMF	F Complement f							
Syntax:	[label]	COMF	f,d					
Operands:	0 ≤ f ≤ 255 d ∈ [0,1]	5						
Operation:	$(\overline{f}) \rightarrow (d$	$(\overline{f}) \rightarrow (dest)$						
Status Affected:	Z	Z						
Encoding:	0001	001d	ffff	ffff				
Description:	The conten mented. If ' WREG. If 'c back in reg	its of regi d' is 0 the d' is 1 the ister 'f'.	ster 'f' are e result is result is	e comple- stored in stored				
Words:	1							
Cycles:	1	1						
Q Cycle Activity:								
Q1	Q2	Q3	3	Q4				
Decode	Read register 'f'	Execu	ute re	Write egister 'f'				
Example:	COMF	REG	1,0					
Before Instru REG1	ction = 0x13							
After Instruct REG1 WREG	ion = 0x13 = 0xEC							

DECF	Decreme	Decrement f		DEC	CFSZ	Decreme	Decrement f, skip if 0			
Syntax:	[<i>label</i>] [DECF f,d		Syn	tax:	[<i>label</i>] [DECFSZ	Z f,d		
Operands:	0 ≤ f ≤ 255 d ∈ [0,1]	5		Оре	erands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$			
Operation:	(f) – 1 \rightarrow ((dest)		Ope	eration:	(f) – 1 \rightarrow (dest);			
Status Affected:	OV, C, DC	OV, C, DC, Z				skip if resu	ult = 0			
Encoding:	0000	0000 011d ffff ffff		Stat	Status Affected: None					
Description:	Decrement	register 'f'. If 'o	d' is 0 the	Enc	oding:	0001	011d	ffff	ffff	
·	result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'.			Des	cription:	The contents of register 'f' are decre- mented. If 'd' is 0 the result is placed in				
Words:	1					WREG. If 'd	l' is 1 the stor 'f'	e result is	s placed	
Cycles:	1					If the result	is 0. the	next ins	truction.	
Q Cycle Activity:						which is alr	eady feto	ched, is o	discarded,	
Q1	Q2	Q3	Q4			and an NOI	is exection	cuted ins	tead mak-	
Decode	Read register 'f'	Execute	Write to destination	Wor	ds:	1				
Example:	DECF	CNT, 1		Сус	les:	1(2)				
Before Instru	iction			QC	ycle Activity:					
CNT	= 0x01				Q1	Q2	Q	3	Q4	
Z	= 0				Decode	Read register 'f'	Exec	ute c	Write to lestination	
CNT Z	= 0x00 = 1			<u>Exa</u>	mple:	HERE	DECFS GOTO	SZ CN	ЛТ, 1)ОР	
						CONTINUE				
					Before Instru	uction				

PC	=	Address (HERE)
After Instruct	ion	
CNT	=	CNT - 1
If CNT	=	0;
PC	=	Address (CONTINUE)
If CNT	≠	0;
PC	=	Address (HERE+1)

RETURN Return from Subroutine								
Synt	ax:	[label]	RETURI	N				
Ope	rands:	None						
Ope	ration:	$TOS\toP$	C;					
Stat	us Affected:	None						
Enco	oding:	0000	0000	0000	0010			
Des	cription:	Return from popped an is loaded in	m subrout d the top nto the pro	ine. The sta of the sta ogram co	stack is ack (TOS) ounter.			
Wor	ds:	1	1					
Cycl	es:	2						
QC	ycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read register PCL*	Execu	ite	NOP			
	Forced NOP	NOP	Execu	ite	NOP			

* Remember reading PCL causes PCLATH to be updated. This will be the high address of where the RETURN instruction is located.

Example: RETURN

After Interrupt PC = TOS

RLCF	Rotate L	Rotate Left f through Carry							
Syntax:	[label]	[label] RLCF f,d							
Operands:	$0 \le f \le 25$	$0 \le f \le 255$							
	d ∈ [0,1]								
Operation:	$f < n > \rightarrow d$	<n+1>;</n+1>							
	$t < l > \rightarrow 0$ C $\rightarrow d < 0$;; >							
Status Affected:	C	-							
Encoding:	0001	101d	ffff	ffff					
Description:	The conte one bit to Flag. If 'd' WREG. If back in reg	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is stored back in register 'f'.							
		C register f							
Words:	1								
Cycles:	1								
Q Cycle Activity:									
Q1	Q2	Q3		Q4					
Decode	Read register 'f'	Execu	te V des	/rite to stination					
Example:	RLCF	RE	G,0						
Before Instru	uction								
REG C	= 1110 0 = 0	0110							
After Instruct REG WREG C	tion = 1110 0 = 1100 1 = 1	0110 .100							

TABLWT	Table Wr	ite		
<u>Example1</u> :	TABLWT	0, 1,	REG	
Before Instruct	tion			
REG		=	0x53	
TBLATH		=	0xAA	
TBLATL		=	0x55	
TBLPTR		=	0xA35	6
MEMORY(TBLPTR)	=	0xFFF	F
After Instruction	on (table v	vrite co	mpletic	n)
REG		=	0x53	
TBLATH		=	0x53	
TBLATL		=	0x55	
TBLPTR		=	0xA35	7
MEMORY(TBLPTR -	1) =	0x535	5
Example 2:	TABLWT	1, 0,	REG	
Before Instruct	tion			
REG		=	0x53	
TBLATH		=	0xAA	
TBLATL		=	0x55	
TBLPTR		=	0xA35	6
MEMORY(TBLPTR)	=	0xFFF	F
After Instructio	on (table v	vrite co	mpletic	on)
REG		=	0x53	
TBLATH		=	0xAA	
TBLATL		=	0x53	
TBLPTR		=	0xA35	6
MEMORY(TBLPTR)	=	0xAA5	3
Brogram				Dette
Memory	15		0	Data Memorv
	4			,

16 bits	TBLAT 8 bits

TLRD Table Latch Read								
Syntax:	[<i>label</i>] T	LRD t,f						
Operands:	0 ≤ f ≤ 255 t ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ t \in \ [0,1] \end{array}$						
Operation:	lf t = 0, TBLAT lf t = 1,	If $t = 0$, TBLATL \rightarrow f; If $t = 1$,						
	TBLAT	$H \rightarrow f$						
Status Affected:	None							
Encoding:	1010	00tx ff	ff fff					
Description:	Read data f (TBLAT) intending the second sec	from 16-bit tab o file register ' d.	ile latch f'. Table Latch					
	If $t = 1$; high	byte is read						
	If $t = 0$; low	byte is read	conjunction					
	with TABLR	D to transfer d ory to data me	ata from pro- mory.					
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3	Q4					
Decode	Read	Execute	Write					
	register TBLATH or TBLATL		register T					
Example:	TLRD t	E, RAM						
Before Instru	iction							
t	= 0							
RAM TBLAT	= ? = 0x00AF	(TBLATH =	0x00)					
After Instruct	ion	(IDLAIL =						
RAM	= 0xAF							
TBLAT	= 0x00AF	(TBLATH = (TBLATL =	0x00) 0xAF)					
Before Instru	ction							
t RAM	= 1 = ?							
TBLAT	= 0x00AF	(TBLATH = (TBLATL =	0x00) 0xAF)					
After Instruct	ion							
RAM TBLAT	= 0x00 = 0x00AF	(TBLATH =	0x00)					
		(TBLATL =	UxAF)					
Program Memory	15	0	Data Memory					
		BLPTR						
			→ →					
16 bits			8 bits					

16.6 <u>PICDEM-1 Low-Cost PIC16/17</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-16B programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

16.7 <u>PICDEM-2 Low-Cost PIC16CXX</u> Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-16C, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

16.8 <u>PICDEM-3 Low-Cost PIC16CXXX</u> <u>Demonstration Board</u>

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals. PICDEM-3 will be available in the 3rd quarter of 1996.

16.9 <u>MPLAB Integrated Development</u> <u>Environment Software</u>

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- A full featured editor
- Three operating modes
 - editor
 - emulator
 - simulator
- A project manager
- Customizable tool bar and key mapping
- A status bar with project information
- Extensive on-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC16/17 tools (automatically updates all project information)
- Debug using:
 - source files
 - absolute listing file
- Transfer data dynamically via DDE (soon to be replaced by OLE)
- Run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

16.10 Assembler (MPASM)

The MPASM Universal Macro Assembler is a PChosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 17-3: CLKOUT AND I/O TIMING



TABLE 17-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKOUT↓		15‡	30 ‡	ns	Note 1
11	TosH2ckH	OSC1↑ to CLKOUT↑	—	15‡	30 ‡	ns	Note 1
12	TckR	CLKOUT rise time	—	5‡	15 ‡	ns	Note 1
13	TckF	CLKOUT fall time	—	5‡	15 ‡	ns	Note 1
14	TckH2ioV	CLKOUT [↑] to Port out valid	—	_	0.5TCY + 20‡	ns	Note 1
15	TioV2ckH	Port in valid before CLKOUT	0.25Tcy + 25 ‡	_	_	ns	Note 1
16	TckH2iol	Port in hold after CLKOUT	0 ‡	_	_	ns	Note 1
17	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid	—	_	100 ‡	ns	
20	TioR	Port output rise time	—	10‡	35 ‡	ns	
21	TioF	Port output fall time	—	10‡	35 ‡	ns	
22	TinHL	INT pin high or low time	25 *	—	—	ns	
23	TrbHL	RB7:RB0 change INT high or low time	25 *	—	—	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

‡ These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Measurements are taken in EC Mode where OSC2 output = 4 x Tosc = Tcy.

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 17-7: CAPTURE TIMINGS



TABLE 17-7: CAPTURE REQUIREMENTS

Parameter	_						
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
50	TccL	Capture1 and Capture2 input low time	10 *	—	_	ns	
51	TccH	Capture1 and Capture2 input high time	10 *	—	—	ns	
52	TccP	Capture1 and Capture2 input period	<u>2 Tcy</u> § N	—	—	ns	N = prescale value (4 or 16)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 17-8: PWM TIMINGS



TABLE 17-8: PWM REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
53	TccR	PWM1 and PWM2 output rise time		10 *	35 *§	ns	
54	TccF	PWM1 and PWM2 output fall time	—	10 *	35 *§	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 17-9: USART MODULE: SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



TABLE 17-9: SERIAL PORT SYNCHRONOUS TRANSMISSION REQUIREMENTS

Parameter							
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE) Clock high to data out valid	_	_	65	ns	
121	TckRF	Clock out rise time and fall time (Master Mode)	_	10	35	ns	
122	TdtRF	Data out rise time and fall time	_	10	35	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 17-10: USART MODULE: SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



TABLE 17-10: SERIAL PORT SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data hold before CK↓ (DT hold time)	15		_	ns	
126	TckL2dtl	Data hold after CK \downarrow (DT hold time)	15	_	_	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 18-17: IOL vs. VOL, VDD = 5V







Applicable Devices 42 R42 42A 43 R43 44



FIGURE 19-3: CLKOUT AND I/O TIMING

TABLE 19-3:	CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
10	TosH2ckL	OSC1↓ to CLKOUT	÷	_	15‡	30 ‡	ns	Note 1
11	TosH2ckH	OSC1↓ to CLKOUT	\uparrow	—	15‡	30 ‡	ns	Note 1
12	TckR	CLKOUT rise time		—	5‡	15 ‡	ns	Note 1
13	TckF	CLKOUT fall time		—	5‡	15 ‡	ns	Note 1
14	TckH2ioV	CLKOUT ↑ to Port out valid	PIC17CR42/42A/43/ R43/44	—	_	0.5TCY + 20 ‡	ns	Note 1
			PIC17LCR42/42A/43/ R43/44	_	—	0.5TCY + 50 ‡	ns	Note 1
15	TioV2ckH	Port in valid before CLKOUT↑	PIC17CR42/42A/43/ R43/44	0.25Tcy + 25 ‡	_		ns	Note 1
			PIC17LCR42/42A/43/ R43/44	0.25Tcy + 50 ‡	—	—	ns	Note 1
16	TckH2iol	Port in hold after CL	KOUT↑	0 ‡	—	_	ns	Note 1
17	TosH2ioV	OSC1↓ (Q1 cycle) t	o Port out valid	—	—	100 ‡	ns	
18	TosH2iol	OSC1↓ (Q2 cycle) t (I/O in hold time)	o Port input invalid	0 ‡	-	—	ns	
19	TioV2osH	Port input valid to O (I/O in setup time)	ort input valid to OSC1↓ I/O in setup time)		_	—	ns	
20	TioR	Port output rise time	9	—	10 ‡	35 ‡	ns	
21	TioF	Port output fall time		_	10 ‡	35 ‡	ns	
22	TinHL	INT pin high or low	time	25 *	—		ns	
23	TrbHL	RB7:RB0 change IN	IT high or low time	25 *	_		ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Measurements are taken in EC Mode where CLKOUT output is 4 x Tosc.

Applicable Devices 42 R42 42A 43 R43 44









21.2 <u>40-Lead Plastic Dual In-line (600 mil)</u>



Package Group: Plastic Dual In-Line (PLA)						
	Millimeters			Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	_	5.080		_	0.200	
A1	0.381	_		0.015	_	
A2	3.175	4.064		0.125	0.160	
В	0.355	0.559		0.014	0.022	
B1	1.270	1.778	Typical	0.050	0.070	Typical
С	0.203	0.381	Typical	0.008	0.015	Typical
D	51.181	52.197		2.015	2.055	
D1	48.260	48.260	Reference	1.900	1.900	Reference
E	15.240	15.875		0.600	0.625	
E1	13.462	13.970		0.530	0.550	
e1	2.489	2.591	Typical	0.098	0.102	Typical
eA	15.240	15.240	Reference	0.600	0.600	Reference
eB	15.240	17.272		0.600	0.680	
L	2.921	3.683		0.115	0.145	
N	40	40		40	40	
S	1.270	-		0.050	-	
S1	0.508	_		0.020	_	

APPENDIX C: WHAT'S NEW

The structure of the document has been made consistent with other data sheets. This ensures that important topics are covered across all PIC16/17 families. Here is an overview of new features.

Added the following devices:

PIC17CR42

PIC17C42A

PIC17CR43

A 33 MHz option is now available.

APPENDIX D: WHAT'S CHANGED

To make software more portable across the different PIC16/17 families, the name of several registers and control bits have been changed. This allows control bits that have the same function, to have the same name (regardless of processor family). Care must still be taken, since they may not be at the same special function register address. The following shows the register and bit names that have been changed:

Old Name	New Name
TX8/9	TX9
RC8/9	RX9
RCD8	RX9D
TXD8	TX9D

Instruction DECFSNZ corrected to DCFSNZ

Instruction INCFSNZ corrected to INFSNZ

Enhanced discussion on PWM to include equation for determining bits of PWM resolution.

Section 13.2.2 and 13.3.2 have had the description of updating the FERR and RX9 bits enhanced.

The location of configuration bit PM2 was changed (Figure 6-1 and Figure 14-1).

Enhanced description of the operation of the INTSTA register.

Added note to discussion of interrupt operation.

Tightened electrical spec D110.

Corrected steps for setting up USART Asynchronous Reception.