



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	16KB (8K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c44-25e-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Pin Diagrams Cont.'d



#### **Table of Contents**

1.0	Overview	5
2.0	PIC17C4X Device Varieties	7
3.0	Architectural Overview	9
4.0	Reset	15
5.0	Interrupts	21
6.0	Memory Organization	29
7.0	Table Reads and Table Writes	43
8.0	Hardware Multiplier	49
9.0	I/O Ports	53
10.0	Overview of Timer Resources	
11.0	Timer0	
12.0	Timer1, Timer2, Timer3, PWMs and Captures	
13.0	Universal Synchronous Asynchronous Receiver Transmitter (USART) Module	83
14.0	Special Features of the CPU	99
15.0	Instruction Set Summary	107
16.0	Development Support	143
17.0	PIC17C42 Electrical Characteristics	
18.0	PIC17C42 DC and AC Characteristics	
19.0	PIC17CR42/42A/43/R43/44 Electrical Characteristics	175
20.0	PIC17CR42/42A/43/R43/44 DC and AC Characteristics	
21.0	Packaging Information	205
	dix A: Modifications	
	dix B: Compatibility	
Appen	dix C: What's New	212
Appen	dix D: What's Changed	212
	dix E: PIC16/17 Microcontrollers	
	dix F: Errata for PIC17C42 Silicon	
PIC17	C4X Product Identification System	237

For register and module descriptions in this data sheet, device legends show which devices apply to those sections. For example, the legend below shows that some features of only the PIC17C43, PIC17C43, PIC17C44 are described in this section.

#### Applicable Devices 42 R42 42A 43 R43 44

# To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error from the previous version of the PIC17C4X Data Sheet (Literature Number DS30412B), please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

To assist you in the use of this document, Appendix C contains a list of new information in this data sheet, while Appendix D contains information that has changed

# 5.9 Context Saving During Interrupts

During an interrupt, only the returned PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt; e.g. WREG, ALUSTA and the BSR registers. This requires implementation in software. Example 5-1 shows the saving and restoring of information for an interrupt service routine. The PUSH and POP routines could either be in each interrupt service routine or could be subroutines that were called. Depending on the application, other registers may also need to be saved, such as PCLATH.

#### EXAMPLE 5-1: SAVING STATUS AND WREG IN RAM

; must ; 8 loc ; the M ; bits, ;	be in th ations c NOVFP ins	e data memory address an be saved and resto	ction neither affects the status	
; PUSH	MOVFP MOVFP MOVFP	,	; Save ALUSTA	
ISR	:		; This is the interrupt service routine	
POP	MOVFP MOVFP MOVFP RETFIE	TEMP_W, WREG TEMP_STATUS, ALUSTA TEMP_BSR, BSR		

## 6.2 Data Memory Organization

Data memory is partitioned into two areas. The first is the General Purpose Registers (GPR) area, while the second is the Special Function Registers (SFR) area. The SFRs control the operation of the device.

Portions of data memory are banked, this is for both areas. The GPR area is banked to allow greater than 232 bytes of general purpose RAM. SFRs are for the registers that control the peripheral functions. Banking requires the use of control bits for bank selection. These control bits are located in the Bank Select Register (BSR). If an access is made to a location outside this banked region, the BSR bits are ignored. Figure 6-5 shows the data memory map organization for the PIC17C42 and Figure 6-6 for all of the other PIC17C4X devices.

Instructions MOVPF and MOVFP provide the means to move values from the peripheral area ("P") to any location in the register file ("F"), and vice-versa. The definition of the "P" range is from 0h to 1Fh, while the "F" range is 0h to FFh. The "P" range has six more locations than peripheral registers (eight locations for the PIC17C42 device) which can be used as General Purpose Registers. This can be useful in some applications where variables need to be copied to other locations in the general purpose RAM (such as saving status information during an interrupt).

The entire data memory can be accessed either directly or indirectly through file select registers FSR0 and FSR1 (Section 6.4). Indirect addressing uses the appropriate control bits of the BSR for accesses into the banked areas of data memory. The BSR is explained in greater detail in Section 6.8.

#### 6.2.1 GENERAL PURPOSE REGISTER (GPR)

All devices have some amount of GPR area. The GPRs are 8-bits wide. When the GPR area is greater than 232, it must be banked to allow access to the additional memory space.

Only the PIC17C43 and PIC17C44 devices have banked memory in the GPR area. To facilitate switching between these banks, the MOVLR bank instruction has been added to the instruction set. GPRs are not initialized by a Power-on Reset and are unchanged on all other resets.

#### 6.2.2 SPECIAL FUNCTION REGISTERS (SFR)

The SFRs are used by the CPU and peripheral functions to control the operation of the device (Figure 6-5 and Figure 6-6). These registers are static RAM.

The SFRs can be classified into two sets, those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described here, while those related to a peripheral feature are described in the section for each peripheral feature.

The peripheral registers are in the banked portion of memory, while the core registers are in the unbanked region. To facilitate switching between the peripheral banks, the MOVLB bank instruction has been provided.



#### FIGURE 7-4: TABLRD INSTRUCTION OPERATION



Example 8-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in 4 registers RES3:RES0.

#### **EQUATION 8-1:** 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

=

- ARG1H:ARG1L \* ARG2H:ARG2L RES3:RES0 =
  - (ARG1H \* ARG2H \* 2<sup>16</sup>) +

(ARG1H \* ARG2L \* 2<sup>8</sup>) +

(ARG1L \* ARG2H \* 2<sup>8</sup>) (ARG1L \* ARG2L)

+

#### EXAMPLE 8-3: 16 x 16 MULTIPLY ROUTINE

			; ARG1L * ARG2L - ; PRODH:PRODL	>
;		PRODH, RES1 PRODL, RES0	;	
,			; ARG1H * ARG2H - ; PRODH:PRODL	>
;		PRODH, RES3 PRODL, RES2		
-	MOVFP MULWF		; ARG1L * ARG2H - ; PRODH:PRODL	>
	ADDWF MOVFP ADDWFC		; Add cross ; products ;	
;	ADDWFC	RES3, F ARG1H, WREG	;	
	MULWF	ARG2L	; ARG1H * ARG2L - ; PRODH:PRODL	>
	ADDWF MOVFP ADDWFC CLRF		; Add cross ; products ; ;	

Example 8-4 shows the sequence to do an 16 x 16 signed multiply. Equation 8-2 shows the algorithm that used. The 32-bit result is stored in four registers RES3:RES0. To account for the sign bits of the arguments, each argument pairs most significant bit (MSb) is tested and the appropriate subtractions are done.

EQUATION 8-2:	16 x 16 SIGNED
	MULTIPLICATION
	ALGORITHM

RES3:RES0

- = ARG1H:ARG1L \* ARG2H:ARG2L
- - (-1 \* ARG1H<7> \* ARG2H:ARG2L \* 2<sup>16</sup>)

# EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY

		ROUTI	N	E
	MOVFP	ARG1L, WREG		
	MULWF	ARG2L	;	ARG1L * ARG2L ->
				PRODH:PRODL
	MOVPF	PRODH, RES1		
		PRODL, RESO		
;		- ,		
	MOVFP	ARG1H, WREG		
				ARG1H * ARG2H ->
	110201	into bii	;	
	MOVPF	PRODH, RES3		TRODUCTRODE
		PRODL, RES2		
;	110 11 1	TRODE, REDZ	'	
'	MOVFP	ARG1L, WREG		
				ARG1L * ARG2H ->
	HOLMI	111(0211	;	
	MOVFP	PRODL, WREG		TRODITITRODE
				Add cross
			;	products
		WREG, F	;	
	ADDWFC	RES3, F	;	
;	NOTED			
		ARG1H, WREG	'	100111 + 10001
	MULWF	ARG2L		ARG1H * ARG2L ->
			,	PRODH:PRODL
	MOMED			
		PRODL, WREG		Add man
	ADDWF	RES1, F		
		PRODH, WREG		products
			;	
	CLRF	WREG, F	;	
	ADDWFC	RES3, F	;	
;				
		ARG2H, 7	'	ARG2H:ARG2L neg?
				no, check ARG1
	MOVFP	ARG1L, WREG		
		RES2	;	
	MOVFP	ARG1H, WREG	;	
	SUBWFB	RES3		
;				
SIC	GN_ARG1			
				ARG1H:ARG1L neg?
	GOTO	CONT_CODE		no, done
		ARG2L, WREG		
	SUBWF	RES2	;	
	MOVFP	ARG2H, WREG	;	
	SUBWFB	RES3		
;				
COI	NT_CODE			
	:			

#### 12.1.2 TIMER1 & TIMER2 IN 16-BIT MODE

To select 16-bit mode, the T16 bit must be set. In this mode TMR1 and TMR2 are concatenated to form a 16-bit timer (TMR2:TMR1). The 16-bit timer increments until it matches the 16-bit period register (PR2:PR1). On the following timer clock, the timer value is reset to 0h, and the TMR1IF bit is set.

When selecting the clock source for the16-bit timer, the TMR1CS bit controls the entire 16-bit timer and TMR2CS is a "don't care." When TMR1CS is clear, the timer increments once every instruction cycle (Fosc/4). When TMR1CS is set, the timer increments on every falling edge of the RB4/TCLK12 pin. For the 16-bit timer to increment, both TMR1ON and TMR2ON bits must be set (Table 12-1).

#### 12.1.2.1 EXTERNAL CLOCK INPUT FOR TMR1:TMR2

When TMR1CS is set, the 16-bit TMR2:TMR1 increments on the falling edge of clock input TCLK12. The input on the RB4/TCLK12 pin is sampled and synchronized by the internal phase clocks twice every instruction cycle. This causes a delay from the time a falling edge appears on RB4/TCLK12 to the time TMR2:TMR1 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section.

TMR2ON	TMR10N	Result
1	1	16-bit timer (TMR2:TMR1) ON
0	1	Only TMR1 increments
x	0	16-bit timer OFF

#### FIGURE 12-4: TMR1 AND TMR2 IN 16-BIT TIMER/COUNTER MODE



#### TABLE 12-2: SUMMARY OF TIMER1 AND TIMER2 REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
10h, Bank 2	TMR1	Timer1 reg	gister							xxxx xxxx	uuuu uuuu
11h, Bank 2	TMR2	Timer2 reg	gister							xxxx xxxx	uuuu uuuu
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	_	-	STKAV	GLINTD	TO	PD	_	_	11 11	11 qq
14h, Bank 2	PR1	Timer1 pe	Timer1 period register								uuuu uuuu
15h, Bank 2	PR2	Timer2 pe	riod registe	r						xxxx xxxx	uuuu uuuu
10h, Bank 3	PW1DCL	DC1	DC0	—	_	—	—	—	—	xx	uu
11h, Bank 3	PW2DCL	DC1	DC0	TM2PW2		—	_	_	_	xx0	uu0
12h, Bank 3	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
13h, Bank 3	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', q - value depends on condition,

shaded cells are not used by Timer1 or Timer2.

Note 1: Other (non power-up) resets include: external reset through MCLR and WDT Timer Reset.

# 13.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART) MODULE

The USART module is a serial I/O module. The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs etc. The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

The SPEN (RCSTA<7>) bit has to be set in order to configure RA4 and RA5 as the Serial Communication Interface.

The USART module will control the direction of the RA4/RX/DT and RA5/TX/CK pins, depending on the states of the USART configuration bits in the RCSTA and TXSTA registers. The bits that control I/O direction are:

- SPEN
- TXEN
- SREN
- CREN
- CSRC

The Transmit Status And Control Register is shown in Figure 13-1, while the Receive Status And Control Register is shown in Figure 13-2.

<b>D</b> 4 4 4						<b>D</b> (	<b>D</b> 4 4 4		
R/W - 0 CSRC	R/W - 0 TX9	R/W - 0 TXEN	R/W - 0 SYNC	<u>U-0</u>	<u>U-0</u>	<u>R - 1</u> TRMT	R/W - x TX9D	R = Readable bit	
bit7	17.9	TALM	51110				bit0	W = Writable bit-n = Value at POR reset(x = unknown)	
bit 7:									
bit 6:	<b>TX9</b> : 9-bit 1 = Select 0 = Select	s 9-bit tra	nsmission						
bit 5:	<b>TXEN</b> : Tra 1 = Transr 0 = Transr SREN/CR	nit enable nit disable	d ed	in SYNC	mode				
bit 4:	SYNC: US (Synchror 1 = Synch 0 = Async	nous/Asyn Ironous m	chronous) ode						
bit 3-2:	Unimpler	nented: R	ead as '0'						
bit 1:	<b>TRMT</b> : Tra 1 = TSR e 0 = TSR fr	empty	ft Registe	r (TSR) Er	npty bit				
bit 0:	<b>TX9D</b> : 9th	bit of trar	emit data	(can be u	and to only	مطلا امملمان	nority in on	ft	

# FIGURE 13-1: TXSTA REGISTER (ADDRESS: 15h, BANK 0)

© 1996 Microchip Technology Inc.

# FIGURE 13-2: RCSTA REGISTER (ADDRESS: 13h, BANK 0)

SPEN	N.W0      R/W - 0      R/W - 0      U - 0      R - 0      R - 0      R - x        RX9      SREN      CREN      —      FERR      OERR      RX9D      R = Readable bit
bit7	bit 0 W = Writable bit -n = Value at POR reset (x = unknown)
bit 7:	<b>SPEN</b> : Serial Port Enable bit 1 = Configures RA5/RX/DT and RA4/TX/CK pins as serial port pins 0 = Serial port disabled
bit 6:	<b>RX9</b> : 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception
bit 5:	SREN: Single Receive Enable bit      This bit enables the reception of a single byte. After receiving the byte, this bit is automatically cleared.      Synchronous mode:      1 = Enable reception      0 = Disable reception      Note: This bit is ignored in synchronous slave reception.      Asynchronous mode:      Don't care
bit 4:	CREN: Continuous Receive Enable bit This bit enables the continuous reception of serial data. <u>Asynchronous mode:</u> 1 = Enable reception 0 = Disables reception <u>Synchronous mode:</u> 1 = Enables continuous reception until CREN is cleared (CREN overrides SREN) 0 = Disables continuous reception
bit 3:	Unimplemented: Read as '0'
bit 2:	FERR: Framing Error bit 1 = Framing error (Updated by reading RCREG) 0 = No framing error
bit 1:	OERR: Overrun Error bit 1 = Overrun (Cleared by clearing CREN) 0 = No overrun error
bit 0:	<b>RX9D</b> : 9th bit of receive data (can be the software calculated parity bit)

Table 15-2 lists the instructions recognized by the MPASM assembler.

Note 1:	Any unused opcode is Reserved. Use of								
	any reserved opcode may cause unex-								
	pected operation.								

**Note 2:** The shaded instructions are not available in the PIC17C42

All instruction examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

To represent a binary number:

0000 0100b

where b signifies a binary string.

#### FIGURE 15-1: GENERAL FORMAT FOR INSTRUCTIONS



#### 15.1 <u>Special Function Registers as</u> <u>Source/Destination</u>

The PIC17C4X's orthogonal instruction set allows read and write of all file registers, including special function registers. There are some special situations the user should be aware of:

#### 15.1.1 ALUSTA AS DESTINATION

If an instruction writes to ALUSTA, the Z, C, DC and OV bits may be set or cleared as a result of the instruction and overwrite the original data bits written. For example, executing CLRF ALUSTA will clear register ALUSTA, and then set the Z bit leaving 0000 0100b in the register.

#### 15.1.2 PCL AS SOURCE OR DESTINATION

Read, write or read-modify-write on PCL may have the following results:

Read PC:	$\text{PCH} \rightarrow \text{PCLATH}; \text{PCL} \rightarrow \text{dest}$
Write PCL:	PCLATH $\rightarrow$ PCH; 8-bit destination value $\rightarrow$ PCL
Read-Modify-Write:	$PCL \rightarrow ALU$ operand $PCLATH \rightarrow PCH$ ; 8-bit result $\rightarrow PCL$

Where PCH = program counter high byte (not an addressable register), PCLATH = Program counter high holding latch, dest = destination, WREG or f.

#### 15.1.3 BIT MANIPULATION

All bit manipulation instructions are done by first reading the entire register, operating on the selected bit and writing the result back (read-modify-write). The user should keep this in mind when operating on special function registers, such as ports.

# PIC17C4X

ADDLW	ADD Lite	ral to W	REG	
Syntax:	[label] A	DLW	k	
Operands:	$0 \le k \le 25$	55		
Operation:	(WREG) -	+ k $\rightarrow$ (V	VREG)	
Status Affected:	OV, C, DC	C, Z		
Encoding:	1011	0001	kkkk	kkkk
Description:	The conten 8-bit literal WREG.			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	3	Q4
Decode	Read literal 'k'	Execu		Vrite to WREG
Example:	ADDLW	0x15		
Before Instruc WREG =				

ADDWF	ADD WRE	EG to f		
Syntax:	[ <i>label</i> ] A[	DDWF 1	f,d	
Operands:	$0 \le f \le 255$ $d \in [0,1]$	5		
Operation:	(WREG) +	- (f) $\rightarrow$ (de	est)	
Status Affected:	OV, C, DC	, Z		
Encoding:	0000	111d	ffff	ffff
Description:	Add WREG result is sto result is sto	red in WRE	EG. If 'd'	is 1 the
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Execute	·   ·	/rite to stination
Example:	ADDWF	REG, 0		
Before Instru WREG REG	iction = 0x17 = 0xC2			
After Instruct WREG REG	tion = 0xD9 = 0xC2			

After Instruction WREG = 0x25

MULLW	Multiply I	_iteral with V	VREG	MULWF	Multiply V	VREG with	f
Syntax:	[ label ]	MULLW k		Syntax:	[ label ]	MULWF f	
Operands:	$0 \le k \le 25$	5		Operands:	$0 \le f \le 25$	5	
Operation:	(k x WRE	G) $\rightarrow$ PRODI	H:PRODL	Operation:	(WREG x	f) $\rightarrow$ PRODI	H:PRODL
Status Affected:	None			Status Affected	: None		
Encoding:	1011	1100 kk	kk kkkk	Encoding:	0011	0100 ff	Ef ffff
Description:	out betwee and the 8-b result is pla register pai high byte. WREG is u None of the Note that n is possible	ed multiplicatio n the contents bit literal 'k'. The aced in PRODH ir. PRODH con unchanged. e status flags a either overflow in this operatio ssible but not o	of WREG e 16-bit H:PRODL tains the are affected. y nor carry on. A zero	Description:	out betwee and the reg 16-bit resul PRODH:PF PRODH co Both WREC None of the Note that n is possible	d multiplication n the contents jister file locat t is stored in t RODL register ntains the hig G and 'f' are un e status flags a either overflow in this operations ssible but not	s of WREG ion 'f'. The he pair. h byte. nchanged. are affected. v nor carry on. A zero
Words:	1			Words:	1		
Cycles:	1			Cycles:	1		
Q Cycle Activity:				Q Cycle Activity	:		
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Execute	Write registers PRODH: PRODL	Decode	Read register 'f'	Execute	Write registers PRODH: PRODL
Example:	MULLW	0xC4		Example:	MULWF	REG	1
Before Instru WREG PRODH PRODL After Instruct	= 0> = ? = ?	Æ2		Before Inst WREG REG PRODI PRODI	= 0x = 0x H = ?	(C4 (B5	
WREG PRODH PRODL	= 0> = 0> = 0>	(C4 (AD (08 is not avail	able in the	After Instru WREG REG PRODI PRODI	$\begin{array}{rcl} = & 0 \\ = & 0 \\ + & = & 0 \end{array}$	xC4 xB5 x8A x94	
PIC17	C42 device				instruction 17C42 device		lable in th

# PIC17C4X

SUBWF	Sub	otrac	t WREG	from	f		
Syntax:	[ lab	oel]	SUBWF	f,d			-
Operands:	-	f ≤ 25 [0,1]	55				:
Operation:	(f) –	· (W)	$\rightarrow$ (dest	)			
Status Affected:	OV,	C, D	C, Z				(
Encoding:	00	00	010d	fff	f	ffff	:
Description:	com resu	pleme It is si	VREG fro ent metho tored in W tored bac	d). If ' /REG	d' is . If 'c	0 the I' is 1 the	
Words:	1						
Cycles:	1						,
Q Cycle Activity:							
Q1	Qź		Q3	3		Q4	
Decode	Rea registe		Execu	ute		Vrite to stination	
			DECI	1	ue	Sunation	
Example 1:	SUB	M F.	REG1,	T			
Before Instru REG1 WREG C	Iction = 3 = 2 = ?						<u> </u>
After Instruc REG1 WREG C Z	tion = 1 = 2 = 1 = 0	;	result is p	oositiv	е		
Example 2:							
Before Instru REG1 WREG C	uction = 2 = 2 = ?						<u> </u>
After Instruc REG1 WREG C Z	tion = 0 = 2 = 1 = 1	;	result is z	zero			
Example 3:							
Before Instru REG1 WREG C	uction = 1 = 2 = ?						ļ
After Instruc REG1 WREG C Z	tion = F = 2 = 0 = 0		result is r	negativ	ve		

SUBWFB			t WREG	from	n f w	vith
Syntax:		Borrow	SUBWF	Bfo	1	
Operands:		$0 \le f \le 2$		, u		
Operands.		d ∈ [0,1	]			
Operation:		(f) – (W)	$) - \overline{C} \rightarrow (0)$	dest)		
Status Affect	ed:	OV, C, E	DC, Z			
Encoding:		0000	001d	fff	f	ffff
Description:		(borrow) ment me stored in	WREG an from regis thod). If 'd' WREG. If ack in regis	ter 'f' is 0 tl 'd' is ´	(2's he r 1 the	comple- esult is
Words:		1				
Cycles:		1				
Q Cycle Activ	/ity:					
Q1		Q2	Q3			Q4
Decod	-	Read egister 'f'	Execu	ıte		Vrite to stination
Example 1:		SUBWFB	REG1,	1		
Before Ir	nstructio	on				
REG WRE C		0x19 0x0D 1	(0001 (0000		'	
After Ins	truction	1				
REG WRE C	EG = =	0x0C 0x0D 1	(0000 (0000 ; <b>resul</b> t	110	1)	e
Z	=	0				
Example2:		UBWFB	REG1,0			
Before Ir REG WRE C	61 =	0x1B	(0001 (0001		,	
After Ins	truction	1				
REG		0x1B	(0001	101	1)	
WRE C Z	EG = = =	0x00 1 1	; resul	t is ze	ro	
Example3:	S	UBWFB	REG1,1			
Before Ir		on				
REG WRE C		0x03 0x0E 1	(0000 (0000			
After Ins REG WRE C Z	61 =	0xF5 0x0E 0 0	(1111 (0000 ; <b>resul</b> t	110	1)	?'s comp] ve

# 16.0 DEVELOPMENT SUPPORT

# 16.1 <u>Development Tools</u>

The PIC16/17 microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER/PICMASTER CE Real-Time In-Circuit Emulator
- ICEPIC Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE<sup>®</sup> II Universal Programmer
- PICSTART<sup>®</sup> Plus Entry-Level Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB-SIM Software Simulator
- MPLAB-C (C Compiler)
- Fuzzy logic development system (fuzzyTECH<sup>®</sup>–MP)

# 16.2 <u>PICMASTER: High Performance</u> <u>Universal In-Circuit Emulator with</u> <u>MPLAB IDE</u>

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX and PIC17CXX families. PICMASTER is supplied with the MPLAB<sup>TM</sup> Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new Microchip microcontrollers.

The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows<sup>®</sup> 3.x environment were chosen to best make these features available to you, the end user.

A CE compliant version of PICMASTER is available for European Union (EU) countries.

# 16.3 ICEPIC: Low-cost PIC16CXXX In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 286-AT<sup>®</sup> through Pentium<sup>™</sup> based machines under Windows 3.x environment. ICEPIC features real time, non-intrusive emulation.

# 16.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC16C5X, PIC16CXXX, PIC17CXX and PIC14000 devices. It can also set configuration and code-protect bits in this mode.

# 16.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, lowcost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923 and PIC16C924 may be supported with an adapter socket.

MPASM allow full symbolic debugging from the Microchip Universal Emulator System (PICMASTER).

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PIC16/17. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

# 16.11 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16/17 series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/ output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

# 16.12 C Compiler (MPLAB-C)

The MPLAB-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC16/17 family of micro-controllers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display (PICMASTER emulator software versions 1.13 and later).

# 16.13 <u>Fuzzy Logic Development System</u> (*fuzzy*TECH-MP)

*fuzzy*TECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, *fuzzy*TECH-MP, edition for implementing more complex systems.

Both versions include Microchip's *fuzzy*LAB<sup>™</sup> demonstration board for hands-on experience with fuzzy logic systems implementation.

### 16.14 <u>MP-DriveWay™ – Application Code</u> <u>Generator</u>

MP-DriveWay is an easy-to-use Windows-based Application Code Generator. With MP-DriveWay you can visually configure all the peripherals in a PIC16/17 device and, with a click of the mouse, generate all the initialization and many functional code modules in C language. The output is fully compatible with Microchip's MPLAB-C C compiler. The code produced is highly modular and allows easy integration of your own code. MP-DriveWay is intelligent enough to maintain your code through subsequent code generation.

#### 16.15 <u>SEEVAL® Evaluation and</u> <u>Programming System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials<sup>™</sup> and secure serials. The Total Endurance<sup>™</sup> Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

# 16.16 <u>TrueGauge<sup>®</sup> Intelligent Battery</u> <u>Management</u>

The TrueGauge development tool supports system development with the MTA11200B TrueGauge Intelligent Battery Management IC. System design verification can be accomplished before hardware prototypes are built. User interface is graphically-oriented and measured data can be saved in a file for exporting to Microsoft Excel.

# 16.17 <u>KEELOQ<sup>®</sup> Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

# Applicable Devices 42 R42 42A 43 R43 44

# FIGURE 17-5: TIMER0 CLOCK TIMINGS



# TABLE 17-5: TIMER0 CLOCK REQUIREMENTS

Parameter No.	Sum	Characteristic		Min	Tunt	Мах	Unito	Conditions
NO.	Sym	Characteristic		IVIIII	Typ†	IVIAX	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5TCY + 20 §	_	_	ns	
			With Prescaler	10*	—	—	ns	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5Tcy + 20 §	—	—	ns	
			With Prescaler	10*	—	—	ns	
42	Tt0P	T0CKI Period	•	<u>Tcy + 40</u> §	—	—	ns	N = prescale value
				N				(1, 2, 4,, 256)

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

# FIGURE 17-6: TIMER1, TIMER2, AND TIMER3 CLOCK TIMINGS



# TABLE 17-6: TIMER1, TIMER2, AND TIMER3 CLOCK REQUIREMENTS

Parameter				Тур			
No.	Sym	Characteristic	Min	†	Max	Units	Conditions
45	Tt123H	TCLK12 and TCLK3 high time	0.5 TCY + 20 §		_	ns	
46	Tt123L	TCLK12 and TCLK3 low time	0.5 TCY + 20 §			ns	
47	Tt123P	TCLK12 and TCLK3 input period	<u>Tcy + 40</u> § N			ns	N = prescale value (1, 2, 4, 8)
48	TckE2tmrl	Delay from selected External Clock Edge to Timer increment	2Tosc §		6 Tosc §	_	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

# Applicable Devices 42 R42 42A 43 R43 44

#### FIGURE 19-5: TIMER0 CLOCK TIMINGS



## TABLE 19-5: TIMER0 CLOCK REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5Tcy + 20 §	-	—	ns	
			With Prescaler	10*	-	_	ns	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5TCY + 20 §	-	—	ns	
			With Prescaler	10*	-	—	ns	
42	Tt0P	T0CKI Period		Greater of: 20 ns or <u>Tcy + 40 §</u> N	-	_		N = prescale value (1, 2, 4,, 256)

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

#### FIGURE 19-6: TIMER1, TIMER2, AND TIMER3 CLOCK TIMINGS



#### TABLE 19-6: TIMER1, TIMER2, AND TIMER3 CLOCK REQUIREMENTS

Parameter				Тур			
No.	Sym	Characteristic	Min	†	Max	Units	Conditions
45	Tt123H	TCLK12 and TCLK3 high time	0.5TCY + 20 §	-	—	ns	
46	Tt123L	TCLK12 and TCLK3 low time	0.5Tcy + 20 §	_	—	ns	
47	Tt123P	TCLK12 and TCLK3 input period	<u>Tcy + 40</u> § N		_		N = prescale value (1, 2, 4, 8)
48	TckE2tmrl	Delay from selected External Clock Edge to Timer increment	2Tosc §		6Tosc §		

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

# 21.0 PACKAGING INFORMATION

# 21.1 40-Lead Ceramic CERDIP Dual In-line, and CERDIP Dual In-line with Window (600 mil)



	Pa	ackage Group: (	Ceramic CERDIP	Dual In-Line (C	DP)	
		Millimeters			Inches	
Symbol	Min	Мах	Notes	Min	Мах	Notes
α	0°	10°		0°	10°	
А	4.318	5.715		0.170	0.225	
A1	0.381	1.778		0.015	0.070	
A2	3.810	4.699		0.150	0.185	
A3	3.810	4.445		0.150	0.175	
В	0.355	0.585		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
С	0.203	0.381	Typical	0.008	0.015	Typical
D	51.435	52.705		2.025	2.075	
D1	48.260	48.260	Reference	1.900	1.900	Reference
E	15.240	15.875		0.600	0.625	
E1	12.954	15.240		0.510	0.600	
e1	2.540	2.540	Reference	0.100	0.100	Reference
eA	14.986	16.002	Typical	0.590	0.630	Typical
eB	15.240	18.034		0.600	0.710	
L	3.175	3.810		0.125	0.150	
Ν	40	40		40	40	
S	1.016	2.286		0.040	0.090	
S1	0.381	1.778		0.015	0.070	

© 1996 Microchip Technology Inc.

Asynchronous Master Transmission90
Asynchronous Reception92
Back to Back Asynchronous Master Transmission 90
Interrupt (INT, TMR0 Pins)26
PIC17C42 Capture159
PIC17C42 CLKOUT and I/O 156
PIC17C42 Memory Interface Read 162
PIC17C42 Memory Interface Write 161
PIC17C42 PWM Timing159
PIC17C42 RESET, Watchdog Timer, Oscillator
Start-up Timer and Power-up Timer
PIC17C42 Timer0 Clock
PIC17C42 Timer1, Timer2 and Timer3 Clock 158
PIC17C42 USART Module, Synchronous
Receive
PIC17C42 USART Module, Synchronous
Transmission
PIC17C43/44 Capture Timing
PIC17C43/44 CLKOUT and I/O
PIC17C43/44 External Clock
PIC17C43/44 Memory Interface Read
PIC17C43/44 Memory Interface Write
PIC17C43/44 PWM Timing
PIC17C43/44 RESET, Watchdog Timer, Oscillator
Start-up Timer and Power-up Timer
PIC17C43/44 Timer0 Clock
PIC17C43/44 Timer1, Timer2 and Timer3 Clock 187
PIC17C43/44 USART Module Synchronous
Receive189
PIC17C43/44 USART Module Synchronous
Transmission
Synchronous Reception95
Synchronous Transmission94
Table Read
Table Read      48        Table Write      46        TMR0      68, 69
Table Read 48   Table Write 46
Table Read      48        Table Write      46        TMR0      68, 69
Table Read      48        Table Write      46        TMR0      68, 69        TMR0 Read/Write in Timer Mode      70
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81Wake-Up from SLEEP105
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      Timing Parameter Symbology    153
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      Timing Parameter Symbology    153      TLRD    44, 135
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      Timing Parameter Symbology    153
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81Wake-Up from SLEEP105Timing Diagrams and Specifications155Timing Parameter Symbology153TLRD44, 135TLWT43, 140TMR0
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      TIRD    44, 135      TLRD    44, 135      TLWT    43, 140      TMR0    16-bit Read    65
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      TLRD    44, 135      TLWT    43, 140      TMR0    69      16-bit Read    69      16-bit Write    69
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      TLRD    44, 135      TLWT    43, 140      TMR0    16-bit Read    69      16-bit Write    69      Clock Timing    156
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      TLRD    44, 135      TLWT    43, 140      TMR0    16-bit Read    66      16-bit Write    66      Clock Timing    155      Module    66
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      TLRD    44, 139      TLWT    43, 140      TMR0    69      16-bit Read    69      16-bit Write    69      Clock Timing    155      Module    68      Operation    68
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      TIRD    44, 139      TLRD    44, 139      TLWT    43, 140      TMR0    66      16-bit Read    69      16-bit Write    69      Clock Timing    155      Module    66      Operation    66      Overview    65
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      TIRD    44, 139      TLRD    44, 139      TLWT    43, 140      TMR0    66      16-bit Read    69      16-bit Write    69      Clock Timing    155      Module    68      Operation    68      Overview    65      Prescaler Assignments    69
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      TIRD    44, 139      TLRD    44, 139      TLWT    43, 140      TMR0    66      16-bit Read    69      16-bit Write    69      Clock Timing    155      Module    68      Operation    68      Overview    65      Prescaler Assignments    69      Read/Write Considerations    69
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      TIMR0    44, 139      TLRD    44, 139      TLWT    43, 140      TMR0    66      16-bit Read    69      16-bit Write    69      Clock Timing    155      Module    68      Operation    68      Overview    65      Prescaler Assignments    69      Read/Write Considerations    69      Read/Write in Timer Mode    70
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      TIMR0    44, 139      TLRD    44, 139      TLWT    43, 140      TMR0    69      16-bit Read    69      16-bit Write    69      Clock Timing    155      Module    68      Operation    68      Overview    65      Prescaler Assignments    69      Read/Write in Timer Mode    70      Timing    68, 69
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      TIMR0    44, 139      TLRD    44, 139      TLWT    43, 140      TMR0    66      16-bit Read    69      16-bit Write    69      Clock Timing    155      Module    68      Operation    68      Overview    65      Prescaler Assignments    69      Read/Write Considerations    69      Read/Write in Timer Mode    70      Timing    68, 69      TMR0 STATUS/Control Register (TOSTA)    38
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      TIMR0    44, 139      TLRD    44, 139      TLWT    43, 140      TMR0    66      16-bit Read    69      16-bit Write    69      Clock Timing    155      Module    68      Operation    68      Overview    65      Prescaler Assignments    69      Read/Write in Timer Mode    70      Timing    68, 69      TMR0 STATUS/Control Register (TOSTA)    36
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      TIMR0    44, 135      TLRD    44, 135      TLWT    43, 140      TMR0    65      16-bit Read    65      16-bit Write    65      Clock Timing    155      Module    65      Operation    66      Overview    65      Prescaler Assignments    65      Read/Write in Timer Mode    70      Timing    68, 69      TMR0 STATUS/Control Register (TOSTA)    36      TMR0L    34
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81Wake-Up from SLEEP105Timing Diagrams and Specifications155TIMING Parameter Symbology153TLRD44, 139TLWT43, 140TMR016-bit Read16-bit Read6916-bit Write69Clock Timing155Module66Operation66Overview65Prescaler Assignments65Read/Write in Timer Mode70Timing68, 69TMR0 STATUS/Control Register (TOSTA)34TMR0L34TMR0L34TMR0L34TMR0L34
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      TIMR0    44, 135      TLRD    44, 135      TLWT    43, 140      TMR0    69      16-bit Read    69      16-bit Write    69      Clock Timing    155      Module    68      Operation    66      Overview    66      Prescaler Assignments    69      Read/Write in Timer Mode    70      Timing    68, 69      TMR0 STATUS/Control Register (TOSTA)    38      TMR0L    34      TMR0L    34
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      TIMR0    44, 135      TLRD    44, 135      TLWT    43, 140      TMR0    69      16-bit Read    69      16-bit Write    69      Clock Timing    155      Module    68      Operation    66      Overview    66      Prescaler Assignments    69      Read/Write in Timer Mode    70      Timing    68, 69      TMR0 STATUS/Control Register (TOSTA)    38      TMR0L    34      TMR0L    34      TMR0L    34      TMR0L    73      Status    73      Status    74      TMR0    34      TMR0L    34      TMR0L
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      TIMR0    44, 135      TLRD    44, 135      TLWT    43, 140      TMR0    65      16-bit Read    69      16-bit Write    69      Clock Timing    155      Module    65      Operation    66      Overview    65      Prescaler Assignments    66      Read/Write in Timer Mode    70      Timing    68, 65      TMR0 H    34      TMR0L    34   <
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      Timing Parameter Symbology    153      TLRD    44, 133      TLWT    43, 140      TMR0    69      16-bit Read    69      16-bit Write    69      Clock Timing    156      Module    66      Operation    66      Prescaler Assignments    69      Read/Write Considerations    69      Read/Write in Timer Mode    70      Timing    68, 69      TMROH    34      TMROL    34      TMROL    34      TMROL    34      Timing    68, 69      Timing    70      Timing    70      Timing    70      Timing    73      TM
Table Read    48      Table Write    46      TMR0    68, 69      TMR0 Read/Write in Timer Mode    70      TMR1, TMR2, and TMR3 in External Clock Mode    80      TMR1, TMR2, and TMR3 in Timer Mode    81      Wake-Up from SLEEP    105      Timing Diagrams and Specifications    155      TIMR0    44, 135      TLRD    44, 135      TLWT    43, 140      TMR0    65      16-bit Read    69      16-bit Write    69      Clock Timing    155      Module    65      Operation    66      Overview    65      Prescaler Assignments    66      Read/Write in Timer Mode    70      Timing    68, 65      TMR0 H    34      TMR0L    34   <

Using with PWM	
TMR1CS	71
TMR1IE	
TMR1IF	
TMR1ON	
TMR2	
8-bit Mode	- /
External Clock Input	
In Timer Mode	
Timing in External Clock Mode	
Two 8-bit Timer/Counter Mode	
Using with PWM	
TMR2CS	
TMR2IE	
TMR2IE	-
TMR20P	
TMR20N	
Dual Capture1 Register Mode	70
Example, Reading From	
Example, Writing To	
External Clock Input	
In Timer Mode	
One Capture and One Period Reg	
Overview	
Reading/Writing	
Timing in External Clock Mode	
TMR3CS	,
TMR3H	- /
TMR3IE	
TMR3IF	
TMR3L	
TMR3ON	
<u>TO</u>	
Transmit Status and Control Register .	
TRMT	
TSTFSZ	
Turning on 16-bit Timer	74
TX9	83
TX9d	83
TXEN	83
TXIE	
TXIF	
TXREG	. 19, 34, 89, 93, 97, 98
TXSTA	19, 34, 92, 96, 98

# U

Upward Compatibility	5
Asynchronous Master Transmission	90
Asynchronous Mode	89
Asynchronous Receive	91
Asynchronous Transmitter	89
Baud Rate Generator	86
Synchronous Master Mode	93
Synchronous Master Reception	95
Synchronous Master Transmission	93
Synchronous Slave Mode	97
Synchronous Slave Transmit	97

# W

Wake-up from SLEEP	105
Nake-up from SLEEP Through Interrupt	105
Natchdog Timer	103