



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	16KB (8K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	44-MQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c44-25e-pq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 4.0 RESET

The PIC17CXX differentiates between various kinds of reset:

- Power-on Reset (POR)
- MCLR reset during normal operation
- WDT Reset (normal operation)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are forced to a "reset state" on Power-on Reset (POR), on  $\overline{\text{MCLR}}$  or WDT Reset and on  $\overline{\text{MCLR}}$  reset during SLEEP. They are not affected by a WDT Reset during SLEEP, since this reset is viewed as the resumption of normal operation. The  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits are set or cleared differently in different reset situations as indicated in Table 4-3. These bits are used in software to determine the nature of reset. See Table 4-4 for a full description of reset states of all registers.

**Note:** While the device is in a reset state, the internal phase clock is held in the Q1 state. Any processor mode that allows external execution will force the RE0/ALE pin as a low output and the RE1/OE and RE2/WR pins as high outputs.

A simplified block diagram of the on-chip reset circuit is shown in Figure 4-1.

# 4.1 <u>Power-on Reset (POR), Power-up</u> <u>Timer (PWRT), and Oscillator Start-up</u> <u>Timer (OST)</u>

# 4.1.1 POWER-ON RESET (POR)

The Power-on Reset circuit holds the device in reset until VDD is above the trip point (in the range of 1.4V -2.3V). The PIC17C42 does not produce an internal reset when VDD declines. All other devices will produce an internal reset for both rising and falling VDD. To take advantage of the POR, just tie the MCLR/VPP pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A minimum rise time for VDD is required. See Electrical Specifications for details.

# 4.1.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 96 ms time-out (nominal) on power-up. This occurs from rising edge of the POR signal and after the first rising edge of  $\overline{\text{MCLR}}$  (detected high). The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. In most cases the PWRT delay allows the VDD to rise to an acceptable level.

The power-up time delay will vary from chip to chip and to VDD and temperature. See DC parameters for details.



# FIGURE 4-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

© 1996 Microchip Technology Inc.

### 6.2.2.3 TMR0 STATUS/CONTROL REGISTER (T0STA)

This register contains various control bits. Bit7 (INTEDG) is used to control the edge upon which a signal on the RA0/INT pin will set the RB0/INT interrupt flag. The other bits configure the Timer0 prescaler and clock source. (Figure 11-1).

# FIGURE 6-9: T0STA REGISTER (ADDRESS: 05h, UNBANKED)

R/W - 0 INTED0 bit7	) R/W - 0 R/ G TOSE T	<u>/W - 0 R/W - 0</u> TOCS PS3	R/W - 0 PS2	<u>R/W - 0</u> PS1	R/W - 0 PS0	U - 0 — bit0	R = Readable bit W = Writable bit U = Unimplemented, reads as '0'						
bit 7:	INTEDG: RA0/ This bit selects 1 = Rising edge 0 = Falling edge	INT Pin Interrupt E the edge upon wh of RA0/INT pin g e of RA0/INT pin g	dge Selec nich the int enerates ir enerates i	t bit errupt is d nterrupt nterrupt	etected.		-n = Value at POR reset						
bit 6:	<b>TOSE</b> : Timer0 ( This bit selects <u>When TOCS =</u> 1 = Rising edge 0 = Falling edg <u>When TOCS =</u> Don't care	Clock Input Edge S the edge upon wh <u>0</u> e of RA1/T0CKI pin e of RA1/T0CKI pin <u>1</u>	Select bit hich TMR0 n incremer n incremer	will incren hts TMR0 a hts TMR0 a	nent. and/or gene and/or gene	erates a TOC erates a TOC	KIF interrupt KIF interrupt						
bit 5:	<b>TOCS</b> : Timer0 This bit selects 1 = Internal ins 0 = TOCKI pin	TOCS: Timer0 Clock Source Select bit This bit selects the clock source for Timer0. 1 = Internal instruction clock cycle (Tcy) 0 = T0CKI pin											
bit 4-1:	PS3:PS0: Time These bits sele	er0 Prescale Selected the prescale va	tion bits lue for Tim	er0.									
	PS3:PS0	Prescale Value	•										
	0000 0001 0010 010 0100 0101 0110 0111 1xxx	1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256											
bit 0:	Unimplemente	ed: Read as '0'											

# 6.3 <u>Stack Operation</u>

The PIC17C4X devices have a 16 x 16-bit wide hardware stack (Figure 6-1). The stack is not part of either the program or data memory space, and the stack pointer is neither readable nor writable. The PC is "PUSHed" onto the stack when a CALL instruction is executed or an interrupt is acknowledged. The stack is "POPed" in the event of a RETURN, RETLW, or a RETFIE instruction execution. PCLATH is not affected by a "PUSH" or a "POP" operation.

The stack operates as a circular buffer, with the stack pointer initialized to '0' after all resets. There is a stack available bit (STKAV) to allow software to ensure that the stack has not overflowed. The STKAV bit is set after a device reset. When the stack pointer equals Fh, STKAV is cleared. When the stack pointer rolls over from Fh to 0h, the STKAV bit will be held clear until a device reset.

- **Note 1:** There is not a status bit for stack underflow. The STKAV bit can be used to detect the underflow which results in the stack pointer being at the top of stack.
- Note 2: There are no instruction mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt vector.
- Note 3: After a reset, if a "POP" operation occurs before a "PUSH" operation, the STKAV bit will be cleared. This will appear as if the stack is full (underflow has occurred). If a "PUSH" operation occurs next (before another "POP"), the STKAV bit will be locked clear. Only a device reset will cause this bit to set.

After the device is "PUSHed" sixteen times (without a "POP"), the seventeenth push overwrites the value from the first push. The eighteenth push overwrites the second push (and so on).

# 6.4 Indirect Addressing

Indirect addressing is a mode of addressing data memory where the data memory address in the instruction is not fixed. That is, the register that is to be read or written can be modified by the program. This can be useful for data tables in the data memory. Figure 6-10 shows the operation of indirect addressing. This shows the moving of the value to the data memory address specified by the value of the FSR register.

Example 6-1 shows the use of indirect addressing to clear RAM in a minimum number of instructions. A similar concept could be used to move a defined number of bytes (block) of data to the USART transmit register (TXREG). The starting address of the block of data to be transmitted could easily be modified by the program.

# FIGURE 6-10: INDIRECT ADDRESSING



# 10.0 OVERVIEW OF TIMER RESOURCES

The PIC17C4X has four timer modules. Each module can generate an interrupt to indicate that an event has occurred. These timers are called:

- Timer0 16-bit timer with programmable 8-bit
- prescaler
- Timer1 8-bit timer
- Timer2 8-bit timer
- Timer3 16-bit timer

For enhanced time-base functionality, two input Captures and two Pulse Width Modulation (PWM) outputs are possible. The PWMs use the TMR1 and TMR2 resources and the input Captures use the TMR3 resource.

# 10.1 <u>Timer0 Overview</u>

The Timer0 module is a simple 16-bit overflow counter. The clock source can be either the internal system clock (Fosc/4) or an external clock.

The Timer0 module also has a programmable prescaler option. The PS3:PS0 bits (T0STA<4:1>) determine the prescaler value. TMR0 can increment at the following rates: 1:1, 1:2, 1:4, 1:8, 1:16, 1:32, 1:64, 1:128, 1:256.

When TImer0's clock source is an external clock, the Timer0 module can be selected to increment on either the rising or falling edge.

Synchronization of the external clock occurs after the prescaler. When the prescaler is used, the external clock frequency may be higher then the device's frequency. The maximum frequency is 50 MHz, given the high and low time requirements of the clock.

# 10.2 <u>Timer1 Overview</u>

The TImer0 module is an 8-bit timer/counter with an 8bit period register (PR1). When the TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB4/TCLK12 pin, which can also be selected to be the clock for the Timer2 module.

TMR1 can be concatenated to TMR2 to form a 16-bit timer. The TMR1 register is the LSB and TMR2 is the MSB. When in the 16-bit timer mode, there is a corresponding 16-bit period register (PR2:PR1). When the TMR2:TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled.

# 10.3 <u>Timer2 Overview</u>

The TMR2 module is an 8-bit timer/counter with an 8bit period register (PR2). When the TMR2 value rolls over from the period match value to 0h, the TMR2IF flag is set, and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB4/TCLK12 pin, which can also be selected to be the clock for the TMR1 module.

TMR1 can be concatenated to TMR2 to form a 16-bit timer. The TMR2 register is the MSB and TMR1 is the LSB. When in the 16-bit timer mode, there is a corresponding 16-bit period register (PR2:PR1). When the TMR2:TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled.

# 10.4 <u>Timer3 Overview</u>

The TImer3 module is a 16-bit timer/counter with a 16bit period register. When the TMR3H:TMR3L value rolls over to 0h, the TMR3IF bit is set and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB5/TCLK3 pin.

When operating in the dual capture mode, the period registers become the second 16-bit capture register.

# 10.5 Role of the Timer/Counters

The timer modules are general purpose, but have dedicated resources associated with them. Tlmer1 and Timer2 are the time-bases for the two Pulse Width Modulation (PWM) outputs, while Timer3 is the timebase for the two input captures.

© 1996 Microchip Technology Inc.

# 11.0 TIMER0

The Timer0 module consists of a 16-bit timer/counter, TMR0. The high byte is TMR0H and the low byte is TMR0L. A software programmable 8-bit prescaler makes an effective 24-bit overflow timer. The clock source is also software programmable as either the internal instruction clock or the RA1/T0CKI pin. The control bits for this module are in register T0STA (Figure 11-1).

R/W - ( INTED) bit7	0 R/W - 0 G T0SE T0CS PS3 PS2 PS1 PS0	U - 0 — bit0	R = Readable bit W = Writable bit U = Unimplemented, Read as '0' -n = Value at POR reset									
bit 7:	INTEDG: RA0/INT Pin Interrupt Edge Select bit This bit selects the edge upon which the interrupt is detected 1 = Rising edge of RA0/INT pin generates interrupt 0 = Falling edge of RA0/INT pin generates interrupt											
bit 6:	<b>TOSE</b> : Timer0 Clock Input Edge Select bit This bit selects the edge upon which TMR0 will increment When $TOCS = 0$ 1 = Rising edge of RA1/T0CKI pin increments TMR0 and/or gel 0 = Falling edge of RA1/T0CKI pin increments TMR0 and/or gel When $TOCS = 1$ Don't care	nerates a T0C nerates a T0C	KIF interrupt KIF interrupt									
bit 5:	<b>TOCS</b> : Timer0 Clock Source Select bit This bit selects the clock source for TMR0. 1 = Internal instruction clock cycle (TcY) 0 = T0CKI pin											
bit 4-1:	<b>PS3:PS0</b> : Timer0 Prescale Selection bits These bits select the prescale value for TMR0.											
	PS3:PS0 Prescale Value											
	0000   1:1     0001   1:2     0010   1:4     0011   1:8     0100   1:16     0101   1:32     0110   1:64     0111   1:128     1xxx   1:256											
bit 0:	Unimplemented: Read as '0'											

# FIGURE 11-1: T0STA REGISTER (ADDRESS: 05h, UNBANKED)

#### © 1996 Microchip Technology Inc.

### 12.1.2 TIMER1 & TIMER2 IN 16-BIT MODE

To select 16-bit mode, the T16 bit must be set. In this mode TMR1 and TMR2 are concatenated to form a 16-bit timer (TMR2:TMR1). The 16-bit timer increments until it matches the 16-bit period register (PR2:PR1). On the following timer clock, the timer value is reset to 0h, and the TMR1IF bit is set.

When selecting the clock source for the16-bit timer, the TMR1CS bit controls the entire 16-bit timer and TMR2CS is a "don't care." When TMR1CS is clear, the timer increments once every instruction cycle (Fosc/4). When TMR1CS is set, the timer increments on every falling edge of the RB4/TCLK12 pin. For the 16-bit timer to increment, both TMR1ON and TMR2ON bits must be set (Table 12-1).

### 12.1.2.1 EXTERNAL CLOCK INPUT FOR TMR1:TMR2

When TMR1CS is set, the 16-bit TMR2:TMR1 increments on the falling edge of clock input TCLK12. The input on the RB4/TCLK12 pin is sampled and synchronized by the internal phase clocks twice every instruction cycle. This causes a delay from the time a falling edge appears on RB4/TCLK12 to the time TMR2:TMR1 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section.

TABLE 12-1. TORINING ON TO-DIT TIME

TMR2ON	TMR10N	Result
1	1	16-bit timer (TMR2:TMR1) ON
0	1	Only TMR1 increments
x	0	16-bit timer OFF

### FIGURE 12-4: TMR1 AND TMR2 IN 16-BIT TIMER/COUNTER MODE



### TABLE 12-2: SUMMARY OF TIMER1 AND TIMER2 REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
10h, Bank 2	TMR1	Timer1 re	gister		xxxx xxxx	uuuu uuuu					
11h, Bank 2	TMR2	Timer2 re	gister		xxxx xxxx	uuuu uuuu					
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	TOCKIF	T0IF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	—	—	STKAV	GLINTD	TO	PD		_	11 11	11 qq
14h, Bank 2	PR1	Timer1 pe	riod registe	r						xxxx xxxx	uuuu uuuu
15h, Bank 2	PR2	Timer2 pe	riod registe	r						xxxx xxxx	uuuu uuuu
10h, Bank 3	PW1DCL	DC1	DC0	—	_	—	_	_	—	xx	uu
11h, Bank 3	PW2DCL	DC1	DC0	TM2PW2	_	_	_	_	_	xx0	uu0
12h, Bank 3	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
13h, Bank 3	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', q - value depends on condition,

shaded cells are not used by Timer1 or Timer2.

Note 1: Other (non power-up) resets include: external reset through MCLR and WDT Timer Reset.

### 12.2.1 ONE CAPTURE AND ONE PERIOD REGISTER MODE

In this mode registers PR3H/CA1H and PR3L/CA1L constitute a 16-bit period register. A block diagram is shown in Figure 12-7. The timer increments until it equals the period register and then resets to 0000h. TMR3 Interrupt Flag bit (TMR3IF) is set at this point. This interrupt can be disabled by clearing the TMR3 Interrupt Enable bit (TMR3IE). TMR3IF must be cleared in software.

This mode is selected if control bit CA1/PR3 is clear. In this mode, the Capture1 register, consisting of high byte (PR3H/CA1H) and low byte (PR3L/CA1L), is configured as the period control register for TMR3. Capture1 is disabled in this mode, and the corresponding Interrupt bit CA1IF is never set. TMR3 increments until it equals the value in the period register and then resets to 0000h.

Capture2 is active in this mode. The CA2ED1 and CA2ED0 bits determine the event on which capture will occur. The possible events are:

- · Capture on every falling edge
- Capture on every rising edge
- · Capture every 4th rising edge
- · Capture every 16th rising edge

When a capture takes place, an interrupt flag is latched into the CA2IF bit. This interrupt can be enabled by setting the corresponding mask bit CA2IE. The Peripheral Interrupt Enable bit (PEIE) must be set and the Global Interrupt Disable bit (GLINTD) must be cleared for the interrupt to be acknowledged. The CA2IF interrupt flag bit must be cleared in software.

When the capture prescale select is changed, the prescaler is not reset and an event may be generated. Therefore, the first capture after such a change will be ambiguous. However, it sets the time-base for the next capture. The prescaler is reset upon chip reset. Capture pin RB1/CAP2 is a multiplexed pin. When used as a port pin, Capture2 is not disabled. However, the user can simply disable the Capture2 interrupt by clearing CA2IE. If RB1/CAP2 is used as an output pin, the user can activate a capture by writing to the port pin. This may be useful during development phase to emulate a capture interrupt.

The input on capture pin RB1/CAP2 is synchronized internally to internal phase clocks. This imposes certain restrictions on the input waveform (see the Electrical Specification section for timing).

The Capture2 overflow status flag bit is double buffered. The master bit is set if one captured word is already residing in the Capture2 register and another "event" has occurred on the RB1/CA2 pin. The new event will not transfer the Timer3 value to the capture register, protecting the previous unread capture value. When the user reads both the high and the low bytes (in any order) of the Capture2 register, the master overflow bit is transferred to the slave overflow bit (CA2OVF) and then the master bit is reset. The user can then read TCON2 to determine the value of CA2OVF.

The recommended sequence to read capture registers and capture overflow flag bits is shown in Example 12-1.

### EXAMPLE 12-1: SEQUENCE TO READ CAPTURE REGISTERS

MOVLB	3	;Select Bank 3
MOVPF	CA2L,LO_BYTE	;Read Capture2 low
		;byte, store in LO_BYTE
MOVPF	CA2H,HI_BYTE	;Read Capture2 high
		;byte, store in HI_BYTE
MOVPF	TCON2,STAT_VAL	;Read TCON2 into file
		;STAT_VAL

### FIGURE 12-7: TIMER3 WITH ONE CAPTURE AND ONE PERIOD REGISTER BLOCK DIAGRAM



	FOSC - 3	3 MHz		Fosc - 2	5 MHz		FOSC = 2	0 MHz		FOSC - 1	6 MHz	
BAUD	1 000 - 0	5 1011 12	SPBRG	1 030 = 2	5 1011 12	SPBRG	1 030 - 2		SPBRG	1 030 - 1		SPBRG
RATE			value			value			value			value
(K)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)
0.3	NA	_	_	NA	_	_	NA	_	_	NA	_	_
1.2	NA	—	_	NA	_	_	1.221	+1.73	255	1.202	+0.16	207
2.4	2.398	-0.07	214	2.396	0.14	162	2.404	+0.16	129	2.404	+0.16	103
9.6	9.548	-0.54	53	9.53	-0.76	40	9.469	-1.36	32	9.615	+0.16	25
19.2	19.09	-0.54	26	19.53	+1.73	19	19.53	+1.73	15	19.23	+0.16	12
76.8	73.66	-4.09	6	78.13	+1.73	4	78.13	+1.73	3	83.33	+8.51	2
96	103.12	+7.42	4	97.65	+1.73	3	104.2	+8.51	2	NA	_	—
300	257.81	-14.06	1	390.63	+30.21	0	312.5	+4.17	0	NA	_	—
500	515.62	+3.13	0	NA	_	_	NA	—	_	NA	_	—
HIGH	515.62	—	0	-	—	0	312.5	—	0	250	—	0
LOW	2.014	—	255	1.53	—	255	1.221	—	255	0.977	—	255

# TABLE 13-4: BAUD RATES FOR ASYNCHRONOUS MODE

BAUD	Fosc = 10 MH	łz	SPBRG	FOSC = 7.159	MHz	SPBRG	FOSC = 5.068	8 MHz	SPBRG
RATE			value			value			value
(K)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)
0.3	NA	_	_	NA	_	_	0.31	+3.13	255
1.2	1.202	+0.16	129	1.203	_0.23	92	1.2	0	65
2.4	2.404	+0.16	64	2.380	-0.83	46	2.4	0	32
9.6	9.766	+1.73	15	9.322	-2.90	11	9.9	-3.13	7
19.2	19.53	+1.73	7	18.64	-2.90	5	19.8	+3.13	3
76.8	78.13	+1.73	1	NA	_	_	79.2	+3.13	0
96	NA	_	_	NA	_	_	NA	_	_
300	NA	_	_	NA	_	_	NA	_	_
500	NA	_	_	NA	_	_	NA	_	_
HIGH	156.3	_	0	111.9	_	0	79.2	_	0
LOW	0.610	_	255	0.437	_	255	0.309	_	2 <b>55</b>
BAUD	Fosc = 3.579	MHz	SPBRG	Fosc = 1 MH	Z	SPBRG	Fosc = 32.76	8 kHz	SPBRG
BAUD RATE	Fosc = 3.579	MHz	SPBRG value	Fosc = 1 MH	Z	SPBRG value	Fosc = 32.76	8 kHz	SPBRG value
BAUD RATE (K)	Fosc = 3.579 KBAUD	MHz %ERROR	SPBRG value (decimal)	Fosc = 1 MH KBAUD	z %ERROR	SPBRG value (decimal)	Fosc = 32.76 KBAUD	8 kHz %ERROR	SPBRG value (decimal)
BAUD RATE (K) 0.3	Fosc = 3.579 KBAUD 0.301	MHz %ERROR +0.23	SPBRG value (decimal) 185	Fosc = 1 MH KBAUD 0.300	z %ERROR +0.16	SPBRG value (decimal) 51	Fosc = 32.76 KBAUD 0.256	8 kHz %ERROR -14.67	SPBRG value (decimal)
BAUD RATE (K) 0.3 1.2	Fosc = 3.579 KBAUD 0.301 1.190	MHz %ERROR +0.23 -0.83	SPBRG value (decimal) 185 46	Fosc = 1 MH KBAUD 0.300 1.202	z %ERROR +0.16 +0.16	SPBRG value (decimal) 51 12	Fosc = 32.76 KBAUD 0.256 NA	68 kHz %ERROR -14.67 	SPBRG value (decimal)
BAUD RATE (K) 0.3 1.2 2.4	Fosc = 3.579 KBAUD 0.301 1.190 2.432	MHz %ERROR +0.23 -0.83 +1.32	SPBRG value (decimal) 185 46 22	FOSC = 1 MH KBAUD 0.300 1.202 2.232	z %ERROR +0.16 +0.16 -6.99	SPBRG value (decimal) 51 12 6	Fosc = 32.76 KBAUD 0.256 NA NA	8 kHz %ERROR -14.67 	SPBRG value (decimal) 1 
BAUD RATE (K) 0.3 1.2 2.4 9.6	Fosc = 3.579 KBAUD 0.301 1.190 2.432 9.322	MHz %ERROR +0.23 -0.83 +1.32 -2.90	SPBRG value (decimal) 185 46 22 5	Fosc = 1 MH KBAUD 0.300 1.202 2.232 NA	z %ERROR +0.16 -6.99 —	SPBRG value (decimal) 51 12 6 —	Fosc = 32.76 KBAUD 0.256 NA NA NA	8 kHz %ERROR -14.67   	SPBRG value (decimal) 1 — — —
BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2	Fosc = 3.579 KBAUD 0.301 1.190 2.432 9.322 18.64	MHz *0.23 -0.83 +1.32 -2.90 -2.90	SPBRG value (decimal) 185 46 22 5 5 2	Fosc = 1 MH KBAUD 0.300 1.202 2.232 NA NA	z *0.16 +0.16 -6.99  	SPBRG value (decimal) 51 12 6 —	Fosc = 32.76 KBAUD 0.256 NA NA NA NA	8 kHz %ERROR -14.67    	SPBRG value (decimal) 1 — — — — — —
BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8	Fosc = 3.579 KBAUD 0.301 1.190 2.432 9.322 18.64 NA	MHz *0.23 -0.83 +1.32 -2.90 -2.90 	SPBRG value (decimal) 185 46 22 5 2 2	Fosc = 1 MH KBAUD 0.300 1.202 2.232 NA NA NA	z *ERROR +0.16 -6.99     	SPBRG value (decimal) 51 12 6 — — —	Fosc = 32.76 KBAUD 0.256 NA NA NA NA NA	i8 kHz %ERROR -14.67       	SPBRG value (decimal) 1      
BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96	Fosc = 3.579 KBAUD 0.301 1.190 2.432 9.322 18.64 NA NA	MHz *ERROR +0.23 -0.83 +1.32 -2.90 -2.90  	SPBRG value (decimal) 185 46 22 5 2 2 	Fosc = 1 MH KBAUD 0.300 1.202 2.232 NA NA NA NA	z +0.16 +0.16 -6.99     	SPBRG value (decimal) 51 12 6    	Fosc = 32.76 KBAUD 0.256 NA NA NA NA NA NA	8 kHz %ERROR -14.67             -	SPBRG value (decimal) 1       
BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300	Fosc = 3.579 KBAUD 0.301 1.190 2.432 9.322 18.64 NA NA NA	MHz %ERROR +0.23 -0.83 +1.32 -2.90 -2.90 - - - - - - - - - - - - -	SPBRG value (decimal) 185 46 22 5 2 2 	Fosc = 1 MH KBAUD 0.300 1.202 2.232 NA NA NA NA NA	z +0.16 +0.16 -6.99      	SPBRG value (decimal) 51 12 6        	Fosc = 32.76 KBAUD 0.256 NA NA NA NA NA NA NA	8 kHz %ERROR -14.67             -	SPBRG value (decimal) 1             -
BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300 500	Fosc = 3.579 KBAUD 0.301 1.190 2.432 9.322 18.64 NA NA NA NA	MHz %ERROR +0.23 -0.83 +1.32 -2.90 -2.90 - - - - - - - - - - - - -	SPBRG value (decimal) 185 46 22 5 2 2    	Fosc = 1 MH KBAUD 0.300 1.202 2.232 NA NA NA NA NA NA	z *0.16 +0.16 -6.99         	SPBRG value (decimal) 51 12 6           	Fosc = 32.76 KBAUD 0.256 NA NA NA NA NA NA NA NA	8 kHz %ERROR -14.67             -	SPBRG value (decimal) 1             -
BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300 500 HIGH	Fosc = 3.579 KBAUD 0.301 1.190 2.432 9.322 18.64 NA NA NA NA NA S5.93	MHz %ERROR +0.23 -0.83 +1.32 -2.90 -2.90 - - - - - - - - - - - - -	SPBRG value (decimal) 185 46 22 5 2 2     0	Fosc = 1 MH KBAUD 0.300 1.202 2.232 NA NA NA NA NA NA NA NA 15.63	z %ERROR +0.16 +0.16 -6.99         	SPBRG value (decimal) 51 12 6       0	Fosc = 32.76 KBAUD 0.256 NA NA NA NA NA NA NA NA NA 0.512	8 kHz %ERROR -14.67             	SPBRG value (decimal) 1         0

TABLE 13-8: R	REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION
---------------	--------------------------------------------------------

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 0	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	—	_	TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG	Baud rate	generator	register						xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous master reception.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

# FIGURE 14-8: WATCHDOG TIMER BLOCK DIAGRAM



# TABLE 14-4: REGISTERS/BITS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
_	Config	_	PM1	—	PM0	WDTPS1	WDTPS0	FOSC1	FOSC0	(Note 2)	(Note 2)
06h, Unbanked	CPUSTA	—	—	STKAV	GLINTD	TO	PD		—	11 11	11 qq

Legend: - = unimplemented read as '0', q - value depends on condition, shaded cells are not used by the WDT.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

2: This value will be as the device was programmed, or if unprogrammed, will read as all '1's.

# PIC17C4X

MO\	/PF	Move p t	o f						
Synt	ax:	[ <i>label</i> ] N	NOVPF	p,f					
Ope	rands:	0 ≤ f ≤ 25 0 ≤ p ≤ 3′	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq p \leq 31 \end{array}$						
Ope	ration:	$(p) \to (f)$	$(p) \rightarrow (f)$						
Status Affected:		Z	Z						
Enco	oding:	010p	pppp	ffff	ffff				
Description:		Move data 'p' to data 'f' can be a space (00l to 1Fh. Either 'p' o special sitt MOVPF is p ring a peri or an I/O p tion. Both '	Move data from data memory location 'p' to data memory location 'f'. Location 'f' can be anywhere in the 256 byte data space (00h to FFh) while 'p' can be 00h to 1Fh. Either 'p' or 'f' can be WREG (a useful special situation). MOVPF is particularly useful for transfer- ring a peripheral register (e.g. the timer or an I/O port) to a data memory loca- tion. Both 'f' and 'p' can be indirectly						
Word	ds:	1							
Cycl	es:	1	1						
QC	ycle Activity:								
	Q1	Q2	Q	3	Q4				
	Decode	Read register 'p'	Exect	ute re	Write gister 'f'				
<u>Exar</u>	<u>mple</u> :	MOVPF	REG1, F	REG2					
	Before Instru REG1 REG2 After Instruct REG1 REG2	iction = 0: = 0: tion = 0: = 0:	<11 <33 <11 <11						

MOVWF		Μ	love WF	REG to f			
Syntax:		[ /	label ]	MOVWF	- f		
Operands:		0	$\leq f \leq 25$	5			
Operation:		(\	VREG)	$\rightarrow$ (f)			
Status Affect	ted:	Ν	one				
Encoding:			0000	0001	ffff		ffff
Description:		M Lo W	ove data ocation 'f ord data	from WR ' can be a space.	EG to	reg ere i	ister 'f'. n the 256
Words:		1					
Cycles:		1					
Q Cycle Act	ivity:						
Q1			Q2	Q	3		Q4
Deco	de	re	Read gister 'f'	Exect	ute	re	Write gister 'f'
Example:		M	OVWF	REG			
Before WF RE	Instru REG G	uctio = =	n 0x4F 0xFF				
After In WF RE	struc REG G	tion = =	0x4F 0x4F				

MPASM allow full symbolic debugging from the Microchip Universal Emulator System (PICMASTER).

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PIC16/17. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

# 16.11 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16/17 series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/ output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

# 16.12 C Compiler (MPLAB-C)

The MPLAB-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC16/17 family of micro-controllers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display (PICMASTER emulator software versions 1.13 and later).

# 16.13 <u>Fuzzy Logic Development System</u> (*fuzzy*TECH-MP)

*fuzzy*TECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, *fuzzy*TECH-MP, edition for implementing more complex systems.

Both versions include Microchip's *fuzzy*LAB<sup>™</sup> demonstration board for hands-on experience with fuzzy logic systems implementation.

# 16.14 <u>MP-DriveWay™ – Application Code</u> <u>Generator</u>

MP-DriveWay is an easy-to-use Windows-based Application Code Generator. With MP-DriveWay you can visually configure all the peripherals in a PIC16/17 device and, with a click of the mouse, generate all the initialization and many functional code modules in C language. The output is fully compatible with Microchip's MPLAB-C C compiler. The code produced is highly modular and allows easy integration of your own code. MP-DriveWay is intelligent enough to maintain your code through subsequent code generation.

# 16.15 <u>SEEVAL® Evaluation and</u> <u>Programming System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials<sup>™</sup> and secure serials. The Total Endurance<sup>™</sup> Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

# 16.16 <u>TrueGauge<sup>®</sup> Intelligent Battery</u> <u>Management</u>

The TrueGauge development tool supports system development with the MTA11200B TrueGauge Intelligent Battery Management IC. System design verification can be accomplished before hardware prototypes are built. User interface is graphically-oriented and measured data can be saved in a file for exporting to Microsoft Excel.

# 16.17 <u>KEELOQ<sup>®</sup> Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

# FIGURE 17-12: MEMORY INTERFACE READ TIMING



Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tcy - 30	_	_	ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	5*	_	_	ns	
160	TadZ2oeL	AD<15:0> high impedance to $\overline{OE}\downarrow$	0*	_	—	ns	
161	ToeH2adD	OE↑ to AD<15:0> driven	0.25Tcy - 15	—	_	ns	
162	TadV2oeH	Data in valid before OE↑ (data setup time)	35	—	_	ns	
163	ToeH2adl	OE to data in invalid (data hold time)	0	_	_	ns	
164	TalH	ALE pulse width	—	0.25Tcy §	—	ns	
165	ToeL	OE pulse width	0.5Tcy - 35 §	_	_	ns	
166	TalH2alH	ALE↑ to ALE↑ (cycle time)	—	TCY §	—	ns	
167	Tacc	Address access time	—	_	0.75 Tcy-40	ns	
168	Тое	Output enable access time (OE low to Data Valid)	_		0.5 TCY - 60	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification guaranteed by design.

# PIC17C4X

# Applicable Devices 42 R42 42A 43 R43 44









# PIC17C4X

Applicable Devices 42 R42 42A 43 R43 44

# 19.0 PIC17CR42/42A/43/R43/44 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings †

Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0.6V to +14V
Voltage on RA2 and RA3 with respect to Vss	0.6V to +14V
Voltage on all other pins with respect to Vss	0.6V to VDD + 0.6V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin(s) - total	250 mA
Maximum current into VDD pin(s) - total	200 mA
Input clamp current, Iik (VI < 0 or VI > VDD)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VDD)	±20 mA
Maximum output current sunk by any I/O pin (except RA2 and RA3)	35 mA
Maximum output current sunk by RA2 or RA3 pins	60 mA
Maximum output current sourced by any I/O pin	20 mA
Maximum current sunk by PORTA and PORTB (combined)	150 mA
Maximum current sourced by PORTA and PORTB (combined)	100 mA
Maximum current sunk by PORTC, PORTD and PORTE (combined)	150 mA
Maximum current sourced by PORTC, PORTD and PORTE (combined)	100 mA
<b>Note 1:</b> Power dissipation is calculated as follows: Pdis = VDD x {IDD - $\Sigma$ IOH} + $\Sigma$ {(VDD-VOH)	) x IOH} + $\Sigma$ (Vol x IOL)

**Note 2:** Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

**†** NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

# FIGURE 19-9: USART MODULE: SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



#### TABLE 19-9: SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param								
No.	Sym	Characteristic			Тур†	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER &						
		<u>SLAVE)</u>	PIC17CR42/42A/43/R43/44	—	-	50	ns	
		Clock high to data out valid	PIC17LCR42/42A/43/R43/44		—	75	ns	
121	TckRF	Clock out rise time and fall time	PIC17CR42/42A/43/R43/44	_	_	25	ns	
		(Master Mode)	PIC17LCR42/42A/43/R43/44	_	_	40	ns	
122	TdtRF	Data out rise time and fall time	PIC17CR42/42A/43/R43/44	_	_	25	ns	
			PIC17LCR42/42A/43/R43/44	_	_	40	ns	
+	Data in "T	yp" column is at 5V, 25°C unless	otherwise stated. These parameters	are for	design	guidan	ce only	and are not

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### FIGURE 19-10: USART MODULE: SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



# **TABLE 19-10: SYNCHRONOUS RECEIVE REQUIREMENTS**

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data hold before CK↓ (DT hold time)	15	_	_	ns	
126	TckL2dtl	Data hold after CK $\downarrow$ (DT hold time)	15	_	_	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



# FIGURE 20-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD

# TABLE 20-2: RC OSCILLATOR FREQUENCIES

Cext	Rext	Ave Fosc @	rage 5V, 25°C
22 pF	10k	3.33 MHz	± 12%
	100k	353 kHz	± 13%
100 pF	3.3k	3.54 MHz	± 10%
	5.1k	2.43 MHz	± 14%
	10k	1.30 MHz	± 17%
	100k	129 kHz	± 10%
300 pF	3.3k	1.54 MHz	± 14%
	5.1k	980 kHz	± 12%
	10k	564 kHz	± 16%
	160k	35 kHz	± 18%

# FIGURE 20-17: IOL vs. VOL, VDD = 5V



# FIGURE 20-18: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS (TTL) VS. VDD



Asynchronous Master Transmission	
	0
Asynchronous Reception	2
Back to Back Asynchronous Master Transmission9	0
Interrupt (INT, TMR0 Pins)2	6
PIC17C42 Capture 15	q
PIC17C42 CLKOLIT and I/O	6
	0
PIC17C42 Memory Interface Read	2
PIC1/C42 Memory Interface Write	1
PIC17C42 PWM Timing15	9
PIC17C42 RESET, Watchdog Timer, Oscillator	
Start-up Timer and Power-up Timer	7
PIC17C42 Timer0 Clock	8
PIC17C42 Timer1, Timer2 and Timer3 Clock	8
PIC17C42 USART Module Synchronous	Ŭ
Pocoivo 16	0
	0
PIC17C42 USART Module, Synchronous	_
I ransmission16	0
PIC17C43/44 Capture Timing18	8
PIC17C43/44 CLKOUT and I/O18	5
PIC17C43/44 External Clock18	4
PIC17C43/44 Memory Interface Read	1
PIC17C43/44 Memory Interface Write 19	0
DIC17C42/44 DWM Timing	0
	0
PIC17C43/44 RESET, Watchdog Timer, Oscillator	
Start-up Timer and Power-up Timer	6
PIC17C43/44 Timer0 Clock	7
PIC17C43/44 Timer1, Timer2 and Timer3 Clock 18	7
PIC17C43/44 USART Module Synchronous	
Receive 18	q
PIC17C/13//// LISART Module Synchronous	0
Transmission 10	^
	9
Synchronous Reception	5
Synchronous Transmission	4
Table Read	
	8
Table Write4	8 6
Table Write	8 6 9
Table Write	8 6 9 0
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1 TMR2 and TMR3 in External Clock Mode   7	8 6 9 0
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMP1   TMP2 and TMP3 in Timer Mode	8 6 9 0 1
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Write In Timer Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Write In Timer Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8	8 6 9 0 1
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10	8690015
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15	86900155
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     Timing Parameter Symbology   15	869001553
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     Timing Parameter Symbology   15     TLRD   44, 13	8690015539
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     Timing Parameter Symbology   15     TLRD   44, 13     TLWT   43, 14	86900155390
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     Timing Parameter Symbology   15     TLRD   44, 13     TLWT   43, 14     TMR0	86900155390
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     Timing Parameter Symbology   15     TLRD   44, 13     TLWT   43, 14     TMR0   16-bit Read	869001553909
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     TIRD   44, 13     TLRD   44, 13     TLWT   43, 14     TMR0   6     16-bit Read   6     16-bit Write   6	86900155390 99
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     TIRD   44, 13     TLRD   44, 13     TLWT   43, 14     TMR0   16-bit Read   6     16-bit Write   6     Clock Timing   15	86900155390 998
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     TIRD   44, 13     TLRD   44, 13     TLWT   43, 14     TMR0   16-bit Read   6     16-bit Write   6   6     Clock Timing   15     Modulo   6	86900155390 998
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     TIRD   44, 13     TLRD   44, 13     TLWT   43, 14     TMR0   16-bit Read   6     16-bit Write   6     Clock Timing   15     Module   6	86900155390 99880
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     TLRD   44, 13     TLWT   43, 14     TMR0   16-bit Read   6     16-bit Write   6     Clock Timing   15     Module   6     Operation   6	86900155390 998888
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     TIRD   44, 13     TLRD   44, 13     TLWT   43, 14     TMR0   6     16-bit Read   6     16-bit Write   6     Clock Timing   15     Module   6     Operation   6     Overview   6	86900155390 998885
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     TIMRD   44, 13     TLRD   44, 13     TLWT   43, 14     TMR0   16-bit Read   6     16-bit Write   6     Clock Timing   15     Module   6     Operation   6     Overview   6     Prescaler Assignments   6	86900155390 9988859
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     Timing Parameter Symbology   15     TLRD   44, 13     TLWT   43, 14     TMR0   16-bit Read   6     16-bit Write   6     Clock Timing   15     Module   6     Operation   6     Overview   6     Prescaler Assignments   6     Read/Write Considerations   6	86900155390 99888599
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     Timing Parameter Symbology   15     TLRD   44, 13     TLWT   43, 14     TMR0   16-bit Read   6     16-bit Write   6     Clock Timing   15     Module   6     Operation   6     Overview   6     Prescaler Assignments   6     Read/Write Considerations   6     Read/Write in Timer Mode   7	86900155390 998885990
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     TIMRD   44, 13     TLRD   44, 13     TLWT   43, 14     TMR0   16-bit Read   6     16-bit Write   6     Clock Timing   15     Module   6     Operation   6     Prescaler Assignments   6     Read/Write Considerations   6     Read/Write in Timer Mode   7     Timing   68, 6	86900155390 9988859909
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     TIRD   44, 13     TLRD   44, 13     TLWT   43, 14     TMR0   16-bit Read     16-bit Read   6     16-bit Write   6     Clock Timing   15     Module   6     Operation   6     Prescaler Assignments   6     Read/Write Considerations   6     Read/Write in Timer Mode   7     Timing   68, 6	86900155390 99888599098
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     TLRD   44, 13     TLWT   43, 14     TMR0   6     16-bit Read   6     16-bit Write   6     Clock Timing   15     Module   6     Operation   6     Overview   6     Prescaler Assignments   6     Read/Write in Timer Mode   7     Timing   68, 6     TMR0   68, 6	86900155390 998885990984
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     TIMRD   44, 13     TLRD   44, 13     TLWT   43, 14     TMR0   16-bit Read     16-bit Write   6     Clock Timing   15     Module   6     Operation   6     Prescaler Assignments   6     Read/Write Considerations   6     Read/Write in Timer Mode   7     Timing   68, 6     TMR0 STATUS/Control Register (TOSTA)   3     TMR0H   3	86900155390 998885990984
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     TIMRD   44, 13     TLRD   44, 13     TLWT   43, 14     TMR0   16-bit Read     16-bit Read   6     16-bit Write   6     Clock Timing   15     Module   6     Operation   6     Overview   6     Prescaler Assignments   6     Read/Write Considerations   6     Read/Write in Timer Mode   7     Timing   68, 6     TMR0 STATUS/Control Register (TOSTA)   3     TMR0L   3	86900155390 9988859909844
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     Timing Parameter Symbology   15     TLRD   44, 13     TLWT   43, 14     TMR0   16-bit Read   6     16-bit Write   6     Clock Timing   15     Module   6     Operation   6     Overview   6     Prescaler Assignments   6     Read/Write Considerations   6     Read/Write in Timer Mode   7     Timing   68, 6     TMR0 STATUS/Control Register (TOSTA)   3     TMR0L   3     TMR0L   3     TMR0L   3	86900155390 998885990984450
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     Timing Parameter Symbology   15     TLRD   44, 13     TLWT   43, 14     TMR0   16-bit Read   6     16-bit Read   6     Clock Timing   15     Module   6     Operation   6     Overview   6     Prescaler Assignments   6     Read/Write Considerations   6     Read/Write in Timer Mode   7     Timing   68, 6     TMR0 H   3     TMR0L   3     TMR0L   3     TMR0L   3     TMR0L   7     Timing   20, 3     8-bit Mode   7	86900155390 9988885990984453
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     Timing Parameter Symbology   15     TLRD   44, 13     TLWT   43, 14     TMR0   16-bit Read     16-bit Read   6     16-bit Write   6     Clock Timing   15     Module   6     Operation   6     Overview   6     Prescaler Assignments   6     Read/Write In Timer Mode   7     Timing   68, 6     TMR0 STATUS/Control Register (TOSTA)   3     TMR0L   3     TMR0L   3     TMR0L   7     External Clock Input   7	86900155390 99888859909844533
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     TIMRD   44, 13     TLRD   44, 13     TLWT   43, 14     TMR0   16-bit Read     16-bit Write   6     Clock Timing   15     Module   6     Operation   6     Prescaler Assignments   6     Read/Write Considerations   6     Read/Write in Timer Mode   7     Timing   68, 6     TMR0 STATUS/Control Register (T0STA)   3     TMR0L   3     TMR0L   3     TMR0L   3     TMR0L   7     External Clock Input   7     Overview   6	86900155390 9988885990984453335
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     TIMR0   44, 13     TLRD   44, 13     TLWT   43, 14     TMR0   16-bit Read   6     16-bit Read   6     16-bit Write   6     Clock Timing   15     Module   6     Operation   6     Prescaler Assignments   6     Read/Write Considerations   6     Read/Write in Timer Mode   7     Timing   68, 6     TMR0 H   3     TMR0 H   3 <td>86900155390 9988885990984453351</td>	86900155390 9988885990984453351
Table Write   4     TMR0   68, 6     TMR0 Read/Write in Timer Mode   7     TMR1, TMR2, and TMR3 in External Clock Mode   8     TMR1, TMR2, and TMR3 in Timer Mode   8     Wake-Up from SLEEP   10     Timing Diagrams and Specifications   15     TIMR0   44, 13     TLRD   44, 13     TLWT   43, 14     TMR0   16-bit Read     16-bit Read   6     16-bit Write   6     Clock Timing   15     Module   6     Operation   6     Prescaler Assignments   6     Read/Write in Timer Mode   7     Timing   68, 6     TMR0 STATUS/Control Register (T0STA)   3     TMR0L   3     TMR0L   3     TMR0L   3     TMR0L   3     Timing   7     External Clock Input   7     External Clock Input   7     Coverview   6     Timer Mode   7     External Clock Input   7 <t< td=""><td>86900155390 9988859909844533510</td></t<>	86900155390 9988859909844533510

Using with PWM	
TMR1CS	71
TMR1IE	
TMR1IF	
TMR1ON	
TMR2	
8-bit Mode	
External Clock Input	73
In Timer Mode	81
Timing in External Clock Mode	80
Two 8-bit Timer/Counter Mode	73
Lising with PWM	
TMR2CS	
Dual Contural Desister Made	70
Example Reading From	
Example, Reading From	
Example, whing to	
External Clock Input	
One Capture and One Period Reg	gister wode
Reading/Writing	
I Iming in External Clock Mode	
IMR3CS	
IMR3H	
IMR3IE	
TMR3IF	
TMR3L	
TMR3ON	
ΤΟ	
Transmit Status and Control Register .	83
TRMT	83
TSTFSZ	
Turning on 16-bit Timer	74
ТХ9	83
TX9d	83
TXEN	83
TXIE	
TXIF	
TXREG	. 19, 34, 89, 93, 97, 98
TXSTA	19, 34, 92, 96, 98

# U

Upward Compatibility	5
Asynchronous Master Transmission	90
Asynchronous Mode	89
Asynchronous Receive	91
Asynchronous Transmitter	89
Baud Rate Generator	86
Synchronous Master Mode	93
Synchronous Master Reception	95
Synchronous Master Transmission	93
Synchronous Slave Mode	97
Synchronous Slave Transmit	97

# W

Wake-up from SLEEP	105
Nake-up from SLEEP Through Interrupt	105
Natchdog Timer	103