



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	16KB (8K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c44-33-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.1.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (1024Tosc) delay after $\overline{\text{MCLR}}$ is detected high or a wake-up from SLEEP event occurs.

The OST time-out is invoked only for XT and LF oscillator modes on a Power-on Reset or a Wake-up from SLEEP.

The OST counts the oscillator pulses on the OSC1/CLKIN pin. The counter only starts incrementing after the amplitude of the signal reaches the oscillator input thresholds. This delay allows the crystal oscillator or resonator to stabilize before the device exits reset. The length of time-out is a function of the crystal/resonator frequency.

4.1.4 TIME-OUT SEQUENCE

On power-up the time-out sequence is as follows: First the internal POR signal goes high when the POR trip point is reached. If MCLR is high, then both the OST and PWRT timers start. In general the PWRT time-out is longer, except with low frequency crystals/resonators. The total time-out also varies based on oscillator configuration. Table 4-1 shows the times that are associated with the oscillator configuration. Figure 4-2 and Figure 4-3 display these time-out sequences.

If the device voltage is not within electrical specification at the end of a time-out, the $\overline{\text{MCLR}}/\text{VPP}$ pin must be held low until the voltage is within the device specification. The use of an external RC delay is sufficient for many of these applications.

TABLE 4-1:TIME-OUT IN VARIOUSSITUATIONS

Oscillator Configuration	Power-up	Wake up from SLEEP	MCLR Reset
XT, LF	Greater of: 96 ms or 1024Tosc	1024Tosc	—
EC, RC	Greater of: 96 ms or 1024Tosc	_	—

The time-out sequence begins from the first rising edge of $\overline{\text{MCLR}}$.

Table 4-3 shows the reset conditions for some special registers, while Table 4-4 shows the initialization conditions for all the registers. The shaded registers (in Table 4-4) are for all devices except the PIC17C42. In the PIC17C42, the PRODH and PRODL registers are general purpose RAM.

TABLE 4-2: STATUS BITS AND THEIR SIGNIFICANCE

TO	PD	Event
1	1	Power-on Reset, MCLR Reset during normal operation, or CLRWDT instruction executed
1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP
0	1	WDT Reset during normal operation
0	0	WDT Reset during SLEEP

In Figure 4-2, Figure 4-3 and Figure 4-4, TPWRT > TOST, as would be the case in higher frequency crystals. For lower frequency crystals, (i.e., 32 kHz) TOST would be greater.

TABLE 4-3: RESET CONDITION FOR THE PROGRAM COUNTER AND THE CPUSTA REGISTER

Event		PCH:PCL	CPUSTA	OST Active
Power-on Reset		0000h	11 11	Yes
MCLR Reset during normal ope	ration	0000h	11 11	No
MCLR Reset during SLEEP		0000h	11 10	Yes (2)
WDT Reset during normal opera	ation	0000h	11 01	No
WDT Reset during SLEEP (3)		0000h	11 00	Yes (2)
Interrupt wake-up from SLEEP	GLINTD is set	PC + 1	11 10	Yes (2)
	GLINTD is clear	PC + 1 ⁽¹⁾	10 10	Yes (2)

Legend: u = unchanged, x = unknown, - = unimplemented read as '0'.

Note 1: On wake-up, this instruction is executed. The instruction at the appropriate interrupt vector is fetched and then executed.

2: The OST is only active when the Oscillator is configured for XT or LF modes.

3: The Program Counter = 0, that is the device branches to the reset vector. This is different from the mid-range devices.

5.4 Interrupt Operation

Global Interrupt Disable bit, GLINTD (CPUSTA<4>), enables all unmasked interrupts (if clear) or disables all interrupts (if set). Individual interrupts can be disabled through their corresponding enable bits in the INTSTA register. Peripheral interrupts need either the global peripheral enable PEIE bit disabled, or the specific peripheral enable bit disabled. Disabling the peripherals via the global peripheral enable bit, disables all peripheral interrupts. GLINTD is set on reset (interrupts disabled).

The RETFIE instruction allows returning from interrupt and re-enable interrupts at the same time.

When an interrupt is responded to, the GLINTD bit is automatically set to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with interrupt vector. There are four interrupt vectors to reduce interrupt latency.

The peripheral interrupt vector has multiple interrupt sources. Once in the peripheral interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The peripheral interrupt flag bit(s) must be cleared in software before reenabling interrupts to avoid continuous interrupts.

The PIC17C4X devices have four interrupt vectors. These vectors and their hardware priority are shown in Table 5-1. If two enabled interrupts occur "at the same time", the interrupt of the highest priority will be serviced first. This means that the vector address of that interrupt will be loaded into the program counter (PC).

TABLE 5-1: INTERRUPT VECTORS/ PRIORITIES

Address	Vector	Priority
0008h	External Interrupt on RA0/ INT pin (INTF)	1 (Highest)
0010h	TMR0 overflow interrupt (T0IF)	2
0018h	External Interrupt on T0CKI (T0CKIF)	3
0020h	Peripherals (PEIF)	4 (Lowest)

- **Note 1:** Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GLINTD bit.
- **Note 2:** When disabling any of the INTSTA enable bits, the GLINTD bit should be set (disabled).

Note 3: For the PIC17C42 only: If an interrupt occurs while the Global Interrupt Disable (GLINTD) bit is being set, the GLINTD bit may unintentionally be reenabled by the user's Interrupt Service Routine (the RETFIE instruction). The events that would cause this to occur are:

- 1. An interrupt occurs simultaneously with an instruction that sets the GLINTD bit.
- 2. The program branches to the Interrupt vector and executes the Interrupt Service Routine.
- 3. The Interrupt Service Routine completes with the execution of the RET-FIE instruction. This causes the GLINTD bit to be cleared (enables interrupts), and the program returns to the instruction after the one which was meant to disable interrupts.

The method to ensure that interrupts are globally disabled is:

1. Ensure that the GLINTD bit was set by the instruction, as shown in the follow-ing code:

LOOP	BSF	CPUSTA,	GLINTD	;	Disable Global
				;	Interrupt
	BTFSS	CPUSTA,	GLINTD	;	Global Interrupt
				;	Disabled?
	GOTO	LOOP		;	NO, try again
				;	YES, continue
				;	with program
				:	low

6.8 Bank Select Register (BSR)

The BSR is used to switch between banks in the data memory area (Figure 6-13). In the PIC17C42, PIC17CR42, and PIC17C42A only the lower nibble is implemented. While in the PIC17C43, PIC17CR43, and PIC17C44 devices, the entire byte is implemented. The lower nibble is used to select the peripheral register bank. The upper nibble is used to select the general purpose memory bank.

All the Special Function Registers (SFRs) are mapped into the data memory space. In order to accommodate the large number of registers, a banking scheme has been used. A segment of the SFRs, from address 10h to address 17h, is banked. The lower nibble of the bank select register (BSR) selects the currently active "peripheral bank." Effort has been made to group the peripheral registers of related functionality in one bank. However, it will still be necessary to switch from bank to bank in order to address all peripherals related to a single task. To assist this, a MOVLB bank instruction is in the instruction set. For the PIC17C43, PIC17CR43, and PIC17C44 devices, the need for a large general purpose memory space dictated a general purpose RAM banking scheme. The upper nibble of the BSR selects the currently active general purpose RAM bank. To assist this, a MOVLR bank instruction has been provided in the instruction set.

If the currently selected bank is not implemented (such as Bank 13), any read will read all '0's. Any write is completed to the bit bucket and the ALU status bits will be set/cleared as appropriate.

Note: Registers in Bank 15 in the Special Function Register area, are reserved for Microchip use. Reading of registers in this bank may cause random values to be read.



FIGURE 6-13: BSR OPERATION (PIC17C43/R43/44)

9.2 PORTB and DDRB Registers

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is DDRB. A '1' in DDRB configures the corresponding port pin as an input. A '0' in the DDRB register configures the corresponding port pin as an output. Reading PORTB reads the status of the pins, whereas writing to it will write to the port latch.

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is done by clearing the $\overline{\text{RBPU}}$ (PORTA<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are enabled on any reset.

PORTB also has an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB0 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB0) are compared with the value in the PORTB data latch. The "mismatch" outputs of RB7:RB0 are OR'ed together to generate the PORTB Interrupt Flag RBIF (PIR<7>). This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt by:

- a) Read-Write PORTB (such as; MOVPF PORTB, PORTB). This will end mismatch condition.
- b) Then, clear the RBIF bit.

A mismatch condition will continue to set the RBIF bit. Reading then writing PORTB will end the mismatch condition, and allow the RBIF bit to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on this port, allows easy interface to a key pad and make it possible for wake-up on key-depression. For an example, refer to AN552 in the *Embedded Control Handbook*.

The interrupt on change feature is recommended for wake-up on operations where PORTB is only used for the interrupt on change feature and key depression operation.



FIGURE 9-4: BLOCK DIAGRAM OF RB<7:4> AND RB<1:0> PORT PINS

9.4.1 PORTE AND DDRE REGISTER

PORTE is a 3-bit bi-directional port. The corresponding data direction register is DDRE. A '1' in DDRE configures the corresponding port pin as an input. A '0' in the DDRE register configures the corresponding port pin as an output. Reading PORTE reads the status of the pins, whereas writing to it will write to the port latch. PORTE is multiplexed with the system bus. When operating as the system bus, PORTE contains the control signals for the address/data bus (AD15:AD0). These control signals are Address Latch Enable (ALE), Output Enable (\overline{OE}), and Write (\overline{WR}). The control signals \overline{OE} and \overline{WR} are active low signals. The timing for the system bus is shown in the Electrical Characteristics section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 9-4 shows the instruction sequence to initialize PORTE. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized.

EXAMPLE 9-4: INITIALIZING PORTE

MOVLB	1	;	Select Bank 1
CLRF	PORTE	;	Initialize PORTE data
		;	latches before setting
		;	the data direction
		;	register
MOVLW	0x03	;	Value used to initialize
		;	data direction
MOVWF	DDRE	;	Set RE<1:0> as inputs
		;	RE<2> as outputs
		;	RE<7:3> are always
		;	read as '0'

FIGURE 9-8: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)



12.2.2 DUAL CAPTURE REGISTER MODE

This mode is selected by setting CA1/PR3. A block diagram is shown in Figure 12-8. In this mode, TMR3 runs without a period register and increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 interrupt Flag (TMR3IF) is set on this roll over. The TMR3IF bit must be cleared in software.

Registers PR3H/CA1H and PR3L/CA1L make a 16-bit capture register (Capture1). It captures events on pin RB0/CAP1. Capture mode is configured by the CA1ED1 and CA1ED0 bits. Capture1 Interrupt Flag bit (CA1IF) is set on the capture event. The corresponding interrupt mask bit is CA1IE. The Capture1 Overflow Status bit is CA1OVF.

The Capture2 overflow status flag bit is double buffered. The master bit is set if one captured word is already residing in the Capture2 register and another "event" has occurred on the RB1/CA2 pin. The new event will not transfer the TMR3 value to the capture register which protects the previous unread capture value. When the user reads both the high and the low bytes (in any order) of the Capture2 register, the master overflow bit is transferred to the slave overflow bit (CA2OVF) and then the master bit is reset. The user can then read TCON2 to determine the value of CA2OVF.

The operation of the Capture1 feature is identical to Capture2 (as described in Section 12.2.1).

TABLE 12-5: REGISTERS ASSOCIATED WITH CAPTURE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
12h, Bank 2	TMR3L	TMR3 reg	ister; low by	/te						xxxx xxxx	uuuu uuuu
13h, Bank 2	TMR3H	TMR3 reg	ister; high b	oyte						xxxx xxxx	uuuu uuuu
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	T0IE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	—	_	STKAV	GLINTD	TO	PD	—	—	11 11	11 qq
16h, Bank 2	PR3L/CA1L	Timer3 pe	riod registe	r, low byte/ca	apture1 regis	ter, low byte	e			xxxx xxxx	uuuu uuuu
17h, Bank 2	PR3H/CA1H	Timer3 pe	riod registe	r, high byte/c	apture1 regi	ster, high b	yte			xxxx xxxx	uuuu uuuu
14h, Bank 3	CA2L	Capture2	low byte							xxxx xxxx	uuuu uuuu
15h, Bank 3	CA2H	Capture2	high byte							xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q - value depends on condition, shaded cells are not used by Capture.

Note 1: Other (non power-up) resets include: external reset through MCLR and WDT Timer Reset.

	Fosc = 33 MHz			FOSC = 25 MHz			FOSC - 2	FOSC - 20 MHz		FOSC - 1		
BAUD	1 000 - 0	5 1011 12	SPBRG	1 000 = 2	5 1011 12	SPBRG	1 030 - 2		SPBRG	1 030 - 1		SPBRG
RATE			value			value			value			value
(K)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)
0.3	NA	_	_	NA	_	_	NA	_	_	NA	_	_
1.2	NA	—	_	NA	_	_	1.221	+1.73	255	1.202	+0.16	207
2.4	2.398	-0.07	214	2.396	0.14	162	2.404	+0.16	129	2.404	+0.16	103
9.6	9.548	-0.54	53	9.53	-0.76	40	9.469	-1.36	32	9.615	+0.16	25
19.2	19.09	-0.54	26	19.53	+1.73	19	19.53	+1.73	15	19.23	+0.16	12
76.8	73.66	-4.09	6	78.13	+1.73	4	78.13	+1.73	3	83.33	+8.51	2
96	103.12	+7.42	4	97.65	+1.73	3	104.2	+8.51	2	NA	_	—
300	257.81	-14.06	1	390.63	+30.21	0	312.5	+4.17	0	NA	_	—
500	515.62	+3.13	0	NA	_	_	NA	—	_	NA	_	—
HIGH	515.62	—	0	-	—	0	312.5	—	0	250	—	0
LOW	2.014	—	255	1.53	—	255	1.221	—	255	0.977	—	255

TABLE 13-4: BAUD RATES FOR ASYNCHRONOUS MODE

BAUD	Fosc = 10 MHz SPBRG			FOSC = 7.159	MHz	SPBRG	FOSC = 5.068	SPBRG	
RATE			value			value			value
(K)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)
0.3	NA	_	_	NA	_	_	0.31	+3.13	255
1.2	1.202	+0.16	129	1.203	_0.23	92	1.2	0	65
2.4	2.404	+0.16	64	2.380	-0.83	46	2.4	0	32
9.6	9.766	+1.73	15	9.322	-2.90	11	9.9	-3.13	7
19.2	19.53	+1.73	7	18.64	-2.90	5	19.8	+3.13	3
76.8	78.13	+1.73	1	NA	_	_	79.2	+3.13	0
96	NA	_	_	NA	_	_	NA	_	_
300	NA	_	_	NA	_	_	NA	_	_
500	NA	_	_	NA	_	_	NA	_	_
HIGH	156.3	_	0	111.9	_	0	79.2	_	0
LOW	0.610	_	255	0.437	_	255	0.309	_	2 55
	Fosc = 3.579 MHz								
BAUD	Fosc = 3.579	MHz	SPBRG	Fosc = 1 MH	Z	SPBRG	Fosc = 32.76	i8 kHz	SPBRG
BAUD RATE	Fosc = 3.579	MHz	SPBRG value	Fosc = 1 MH	Z	SPBRG value	Fosc = 32.76	8 kHz	SPBRG value
BAUD RATE (K)	Fosc = 3.579 KBAUD	MHz %ERROR	SPBRG value (decimal)	Fosc = 1 MH KBAUD	z %ERROR	SPBRG value (decimal)	Fosc = 32.76 KBAUD	8 kHz %ERROR	SPBRG value (decimal)
BAUD RATE (K) 0.3	Fosc = 3.579 KBAUD 0.301	MHz %ERROR +0.23	SPBRG value (decimal) 185	Fosc = 1 MH KBAUD 0.300	z %ERROR +0.16	SPBRG value (decimal) 51	Fosc = 32.76 KBAUD 0.256	8 kHz %ERROR -14.67	SPBRG value (decimal)
BAUD RATE (K) 0.3 1.2	Fosc = 3.579 KBAUD 0.301 1.190	MHz %ERROR +0.23 -0.83	SPBRG value (decimal) 185 46	Fosc = 1 MH KBAUD 0.300 1.202	z %ERROR +0.16 +0.16	SPBRG value (decimal) 51 12	Fosc = 32.76 KBAUD 0.256 NA	68 kHz %ERROR -14.67 	SPBRG value (decimal)
BAUD RATE (K) 0.3 1.2 2.4	Fosc = 3.579 KBAUD 0.301 1.190 2.432	MHz %ERROR +0.23 -0.83 +1.32	SPBRG value (decimal) 185 46 22	FOSC = 1 MH KBAUD 0.300 1.202 2.232	z %ERROR +0.16 +0.16 -6.99	SPBRG value (decimal) 51 12 6	Fosc = 32.76 KBAUD 0.256 NA NA	8 kHz %ERROR -14.67 	SPBRG value (decimal) 1
BAUD RATE (K) 0.3 1.2 2.4 9.6	Fosc = 3.579 KBAUD 0.301 1.190 2.432 9.322	MHz %ERROR +0.23 -0.83 +1.32 -2.90	SPBRG value (decimal) 185 46 22 5	Fosc = 1 MH KBAUD 0.300 1.202 2.232 NA	z %ERROR +0.16 -6.99 —	SPBRG value (decimal) 51 12 6 —	Fosc = 32.76 KBAUD 0.256 NA NA NA	8 kHz %ERROR -14.67 	SPBRG value (decimal) 1 — — —
BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2	Fosc = 3.579 KBAUD 0.301 1.190 2.432 9.322 18.64	MHz *0.23 -0.83 +1.32 -2.90 -2.90	SPBRG value (decimal) 185 46 22 5 5 2	Fosc = 1 MH KBAUD 0.300 1.202 2.232 NA NA	z *0.16 +0.16 -6.99 	SPBRG value (decimal) 51 12 6 —	Fosc = 32.76 KBAUD 0.256 NA NA NA NA	8 kHz %ERROR -14.67 	SPBRG value (decimal) 1 — — — — —
BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8	Fosc = 3.579 KBAUD 0.301 1.190 2.432 9.322 18.64 NA	MHz *0.23 -0.83 +1.32 -2.90 -2.90 	SPBRG value (decimal) 185 46 22 5 2 2	Fosc = 1 MH KBAUD 0.300 1.202 2.232 NA NA NA	z *ERROR +0.16 -6.99 	SPBRG value (decimal) 51 12 6 — — — —	Fosc = 32.76 KBAUD 0.256 NA NA NA NA NA	i8 kHz %ERROR -14.67 	SPBRG value (decimal) 1
BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96	Fosc = 3.579 KBAUD 0.301 1.190 2.432 9.322 18.64 NA NA	MHz *ERROR +0.23 -0.83 +1.32 -2.90 -2.90 	SPBRG value (decimal) 185 46 22 5 2 2 	Fosc = 1 MH KBAUD 0.300 1.202 2.232 NA NA NA NA	z +0.16 +0.16 -6.99 	SPBRG value (decimal) 51 12 6 	Fosc = 32.76 KBAUD 0.256 NA NA NA NA NA NA	8 kHz %ERROR -14.67 -	SPBRG value (decimal) 1
BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300	Fosc = 3.579 KBAUD 0.301 1.190 2.432 9.322 18.64 NA NA NA	MHz %ERROR +0.23 -0.83 +1.32 -2.90 -2.90 - - - - - - - - - - - - -	SPBRG value (decimal) 185 46 22 5 2 2 	Fosc = 1 MH KBAUD 0.300 1.202 2.232 NA NA NA NA NA	z +0.16 +0.16 -6.99 	SPBRG value (decimal) 51 12 6 	Fosc = 32.76 KBAUD 0.256 NA NA NA NA NA NA NA	8 kHz %ERROR -14.67 -	SPBRG value (decimal) 1 -
BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300 500	Fosc = 3.579 KBAUD 0.301 1.190 2.432 9.322 18.64 NA NA NA NA	MHz %ERROR +0.23 -0.83 +1.32 -2.90 -2.90 - - - - - - - - - - - - -	SPBRG value (decimal) 185 46 22 5 2 2 	Fosc = 1 MH KBAUD 0.300 1.202 2.232 NA NA NA NA NA NA	z *0.16 +0.16 -6.99 	SPBRG value (decimal) 51 12 6 	Fosc = 32.76 KBAUD 0.256 NA NA NA NA NA NA NA NA	8 kHz %ERROR -14.67 -	SPBRG value (decimal) 1 -
BAUD RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300 500 HIGH	Fosc = 3.579 KBAUD 0.301 1.190 2.432 9.322 18.64 NA NA NA NA NA S5.93	MHz %ERROR +0.23 -0.83 +1.32 -2.90 -2.90 - - - - - - - - - - - - -	SPBRG value (decimal) 185 46 22 5 2 2 0	Fosc = 1 MH KBAUD 0.300 1.202 2.232 NA NA NA NA NA NA NA NA 15.63	z %ERROR +0.16 +0.16 -6.99 	SPBRG value (decimal) 51 12 6 0	Fosc = 32.76 KBAUD 0.256 NA NA NA NA NA NA NA NA NA 0.512	8 kHz %ERROR -14.67 	SPBRG value (decimal) 1 0

13.4 USART Synchronous Slave Mode

The synchronous slave mode differs from the master mode in the fact that the shift clock is supplied externally at the RA5/TX/CK pin (instead of being supplied internally in the master mode). This allows the device to transfer or receive data in the SLEEP mode. The slave mode is entered by clearing the CSRC (TXSTA<7>) bit.

13.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the sync master and slave modes are identical except in the case of the SLEEP mode.

If two words are written to TXREG and then the SLEEP instruction executes, the following will occur. The first word will immediately transfer to the TSR and will transmit as the shift clock is supplied. The second word will remain in TXREG. TXIF will not be set. When the first word has been shifted out of TSR, TXREG will transfer the second word to the TSR and the TXIF flag will now be set. If TXIE is enabled, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, then the program will branch to interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting the SYNC and SPEN bits and clearing the CSRC bit.
- 2. Clear the CREN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. Start transmission by loading data to TXREG.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 7. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner then doing these two events in the reverse order.

13.4.2 USART SYNCHRONOUS SLAVE RECEPTION

Operation of the synchronous master and slave modes are identical except in the case of the SLEEP mode. Also, SREN is a don't care in slave mode.

If receive is enabled (CREN) prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR will transfer the data to RCREG (setting RCIF) and if the RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Reception:

- 1. Enable the synchronous master serial port by setting the SYNC and SPEN bits and clearing the CSRC bit.
- 2. If interrupts are desired, then set the RCIE bit.
- 3. If 9-bit reception is desired, then set the RX9 bit.
- 4. To enable reception, set the CREN bit.
- 5. The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit was set.
- 6. Read RCSTA to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading RCREG.
- 8. If any error occurred, clear the error by clearing the CREN bit.

Note: To abort reception, either clear the SPEN bit, the SREN bit (when in single receive mode), or the CREN bit (when in continuous receive mode). This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.

Mnemonic,		Description	Cycles	1	6-bit C	Opcode	•	Status	Notes
Operands				MSb			LSb	Affected	
TABLWT	t,i,f	Table Write	2	1010 1	lti.	ffff	ffff	None	5
TLRD	t,f	Table Latch Read	1	1010 0	00tx	ffff	ffff	None	
TLWT	t,f	Table Latch Write	1	1010 0)1tx	ffff	ffff	None	
TSTFSZ	f	Test f, skip if 0	1 (2)	0011 0	0011	ffff	ffff	None	6,8
XORWF	f,d	Exclusive OR WREG with f	1	0000 1	10d	ffff	ffff	Z	
BIT-ORIENT	ED FIL	E REGISTER OPERATIONS		1				1	
BCF	f,b	Bit Clear f	1	1000 1	bbb	ffff	ffff	None	
BSF	f,b	Bit Set f	1	1000 0)bbb	ffff	ffff	None	
BTFSC	f,b	Bit test, skip if clear	1 (2)	1001 1	bbb	ffff	ffff	None	6,8
BTFSS	f,b	Bit test, skip if set	1 (2)	1001 0)bbb	ffff	ffff	None	6,8
BTG	f,b	Bit Toggle f	1	0011 1	bbb	ffff	ffff	None	
LITERAL AI	ND CON	ITROL OPERATIONS	•						
ADDLW	k	ADD literal to WREG	1	1011 0	0001	kkkk	kkkk	OV,C,DC,Z	
ANDLW	k	AND literal with WREG	1	1011 0	0101	kkkk	kkkk	Z	
CALL	k	Subroutine Call	2	111k k	kkk	kkkk	kkkk	None	7
CLRWDT	_	Clear Watchdog Timer	1	0000 0	0000	0000	0100	TO,PD	
GOTO	k	Unconditional Branch	2	110k k	kkk	kkkk	kkkk	None	7
IORLW	k	Inclusive OR literal with WREG	1	1011 0	0011	kkkk	kkkk	Z	
LCALL	k	Long Call	2	1011 0)111	kkkk	kkkk	None	4,7
MOVLB	k	Move literal to low nibble in BSR	1	1011 1	000	uuuu	kkkk	None	
MOVLR	k	Move literal to high nibble in BSR	1	1011 1	.01x	kkkk	uuuu	None	9
MOVLW	k	Move literal to WREG	1	1011 0	0000	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	1011 1	100	kkkk	kkkk	None	9
RETFIE	_	Return from interrupt (and enable interrupts)	2	0000 0	0000	0000	0101	GLINTD	7
RETLW	k	Return literal to WREG	2	1011 0	0110	kkkk	kkkk	None	7
RETURN	_	Return from subroutine	2	0000 0	0000	0000	0010	None	7
SLEEP	_	Enter SLEEP Mode	1	0000 0	0000	0000	0011	TO, PD	
SUBLW	k	Subtract WREG from literal	1	1011 0	010	kkkk	kkkk	OV,C,DC,Z	
XORLW	k	Exclusive OR literal with WREG	1	1011 0	0100	kkkk	kkkk	Z	
-									

TABLE 15-2: PIC17CXX INSTRUCTION SET (Cont.'d)

Legend: Refer to Table 15-1 for opcode field descriptions.

Note 1: 2's Complement method.

- 2: Unsigned arithmetic.
- 3: If s = '1', only the file is affected: If s = '0', both the WREG register and the file are affected; If only the Working register (WREG) is required to be affected, then f = WREG must be specified.
- 4: During an LCALL, the contents of PCLATH are loaded into the MSB of the PC and kkkk kkkk is loaded into the LSB of the PC (PCL)
- Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event. When writing to external program memory, it is a two-cycle instruction.
- 6: Two-cycle instruction when condition is true, else single cycle instruction.
- 7: Two-cycle instruction except for TABLRD to PCL (program counter low byte) in which case it takes 3 cycles.
- 8: A "skip" means that instruction fetched during execution of current instruction is not executed, instead an NOP is executed.
- 9: These instructions are not available on the PIC17C42.

MOVFP	Move f to p		MOVLB	Move Literal to low nibble in BSR					
Syntax:	[<i>label</i>] N	IOVFP f,p		Syntax:	[label]	MOVLB k			
Operands:	$0 \le f \le 255$	5		Operands:	$0 \le k \le 15$				
	$0 \le p \le 31$			Operation:	$k \rightarrow (BSR)$	<3:0>)			
Operation:	$(f) \rightarrow (p)$			Status Affected:	None				
Status Affected:	None			Encoding:	1011	1000 uu	uu kkkk		
Encoding:	011p	pppp ff:	ff ffff	Description:	The four bit	literal 'k' is lo	aded in the		
Description:	Move data to to data mer can be any space (00h to 1Fh.	from data men nory location ' where in the 2 to FFh) while	hory location 'f' p'. Location 'f' 56 word data 'p' can be 00h		Bank Select low 4-bits of are affected is unchange encode the	Bank Select Register (BSR). Only the low 4-bits of the Bank Select Register are affected. The upper half of the BSR is unchanged. The assembler will encode the "u" fields as '0'.			
	Either 'p' or	'f' can be WR	EG (a useful	Words:	1				
	Special situ	ation). articularly use	ful for transfer-	Cycles:	1				
	ring a data	memory locati	on to a periph-	Q Cycle Activity:					
	eral registe	r (such as the	transmit buffer	Q1	Q2	Q3	Q4		
	indirectly a	ddressed.	d p can be	Decode	Read	Execute	Write literal		
Words:	1				literal u:k		BSR<3:0>		
Cycles:	1			Example:	MOVLB	0x5	·		
Q Cycle Activity:				Before Instru	uction				
Q1	Q2	Q3	Q4	BSR regi	ister = 0x	22			
Decode	Read register 'f'	Execute	Write register 'p'	After Instruc BSR regi	tion ister = 0x	25			
Example:	MOVFP	REG1, REG2		Note: For th	ne PIC17C42	, only the lo	w four bits of		
Before Instruction			the BSR register are physically imple- mented. The upper nibble is read as '0'.						
REG2	= 0x = 0x	33, 11							
After Instruct REG1	ion = 0x	33,							

REG2

0x33

=

NEG	W	Negate W			
Synt	ax:	[<i>label</i>] N	EGW	f,s	
Ope	rands:	0 ≤ F ≤ 25 s ∈ [0,1]	5		
Ope	ration:	WREG + 1 WREG + 1	$I \rightarrow (f); I \rightarrow s$		
Statu	us Affected:	OV, C, DC	, Z		
Enco	oding:	0010	110s	ffff	ffff
Desc	cription:	WREG is ne ment. If 's' is WREG and 's' is 1 the re memory loc	egated u s 0 the re data me esult is p ation 'f'.	sing two's esult is pla emory loca laced only	comple- ced in tion 'f'. If r in data
Word	ds:	1			
Cycles:		1			
Q Cycle Activity:					
	Q1	Q2	Q3	3	Q4
	Decode				
		Read register 'f'	Execu	ute re ar sp	Write gister 'f' ad other becified egister
Exar	nple:	Read register 'f' NEGW R	Execu EG,0	ute re ar sp	Write gister 'f' ad other becified egister
<u>Exar</u>	nple: Before Instru	Read register 'f' NEGW R	Exect EG,0	ute re ar sp ru	Write gister 'f' nd other becified egister
Exar	nple: Before Instru WREG REG	Read register 'f' NEGW R Iction = 0011 1 = 1010 1	Exect EG,0 .010 [0x: .011 [0x/	ute re ar sp 70 3A], AB]	Write gister 'f' id other becified egister
Exar	nple: Before Instru WREG REG After Instruct	Read register 'f' NEGW R Iction = 0011 1 = 1010 1 tion	Exect EG,0 .010 [0x3 .011 [0x7	ute re ar sp ro 3A], AB]	Write gister 'f' id other becified egister

NOF)	No Oper	ation			
Synt	ax:	[label]	NOP			
Ope	rands:	None				
Ope	ration:	No opera	tion			
State	us Affected:	None				
Enco	oding:	0000	0000	000	00	0000
Des	cription:	No operati	on.			
Words:		1				
Cycles:		1				
Q Cycle Activity:						
	Q1	Q2	Q	3		Q4
	Decode	NOP	Exect	ute		NOP

Example:

None.

RRN	ICF	Rotate F	Right f (n	o carry)	
Synt	tax:	[label]	RRNCF	f,d	
Ope	rands:	$0 \le f \le 25$ $d \in [0,1]$	55		
Ope	ration:	$f < n > \rightarrow c$ $f < 0 > \rightarrow c$	l <n-1>; l<7></n-1>		
Stat	us Affected:	None			
Enco	oding:	0010	000d	ffff	ffff
Des	cription:	The conte one bit to placed in placed ba	ents of regithe right. I WREG. If ck in regis	ster 'f' are f 'd' is 0 the 'd' is 1 the ter 'f'.	rotated e result is result is
				5	
Wor	ds:	1			
Cycl	es:	1			
0.0	vcle Activity:				
Q 0	,				
QU	Q1	Q2	Q	8	Q4
Q U	Q1 Decode	Q2 Read register 'f'	Q3 Exect	B ute V des	Q4 Vrite to stination
<u>Exa</u>	Q1 Decode mple 1:	Q2 Read register 'f'	Q3 Exect REG, 1) ute V des	Q4 Vrite to stination
<u>Exa</u>	Q1 Decode mple 1: Before Instru WREG REG	Q2 Read register 'f' RRNCF action = ? = 1101	Q3 Exect REG, 1 0111	3 ute V des	Q4 Vrite to stination
<u>Exa</u>	Q1 Decode mple 1: Before Instru WREG REG After Instruct	Q2 Read register 'f' RRNCF action = ? = 1101 tion	Q3 Exect REG, 1 0111	3 ute V de:	Q4 Vrite to stination
<u>Exa</u>	Q1 Decode mple 1: Before Instru WREG REG After Instruct WREG REG	Q2 Read register 'f' RRNCF action = ? = 1101 tion = 0 = 1110	Q3 Exect REG, 1 0111	3 ute V de:	Q4 Vrite to stination
<u>Exa</u>	Q1 Decode mple 1: Before Instru WREG REG After Instruct WREG REG	Q2 Read register 'f' RRNCF action = ? = 1101 tion = 0 = 1110 RRNCF	Q3 Exect REG, 1 0111 REG, 0	3 ute V de:	Q4 Vrite to stination
Exa Exa	Q1 Decode mple 1: Before Instru WREG REG After Instruct WREG REG mple 2: Before Instru WREG REG	Q2 Read register 'f' RRNCF action = ? = 1101 tion = 0 = 1110 RRNCF action = ? = 1101	Q3 Exect REG, 1 0111 REG, 0 0111	3 ute V de:	Q4 Vrite to stination
Exa Exa	Q1 Decode mple 1: Before Instru WREG REG After Instruct WREG REG mple 2: Before Instru WREG REG After Instruct	Q2 Read register 'f' RRNCF action = ? = 1101 tion RRNCF action = ? = 1110 RRNCF action = ? = 1110	Q3 Exect REG, 1 0111 REG, 0 0111	3 ute V des	Q4 Vrite to stination

SETF	S	et f			
Syntax:	[/	abel]	SETF	f,s	
Operands:	0 s	≤ f ≤ 25 ∈ [0,1]	5		
Operation:	FI FI	$Fh \rightarrow f;$ $Fh \rightarrow d$			
Status Affected:	Ν	one			
Encoding:		0010	101s	ffff	ffff
Description:	lf 'f' or to	's' is 0, b and WR nly the da FFh.	oth the da EG are se ata memo	ta memo et to FFh. ry locatio	ry location If 's' is 1 n 'f' is set
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1		Q2	Q	3	Q4
Decode	re	Read gister 'f'	Exect	ute re a s	Write egister 'f' nd other pecified register
Example1:	SI	STF	REG, 0		
Before Instru REG WREG	uctio = =	n 0xDA 0x05			
After Instruct REG WREG	tion = =	0xFF 0xFF			
Example2:	SE	TF	REG, 1		
Before Instru REG WREG	uctio = =	n 0xDA 0x05			
After Instruct REG WREG	tion = =	0xFF 0x05			

TLW	т	Та	able Lato	ch Write		TST	FSZ	Test f, sk	tip if 0		
Synta	ax:	[/	abel] T	LWT t,f		Synt	ax:	[label]	TSTFSZ f		
Oper	ands:	0	≤ f ≤ 255	i		Ope	rands:	$0 \le f \le 25$	5		
		t e	፪ [0,1]			Ope	ration:	skip if f =	0		
Oper	ation:	lf	t = 0,	AT1		Statu	us Affected:	None			
		lf	$t \rightarrow IB$	LAIL;		Enco	oding:	0011	0011 f	fff	ffff
			$f \rightarrow TB$	LATH		Desc	cription:	lf 'f' = 0, th	e next instru	ction,	fetched
Statu	us Affected:	Ν	one					during the	current instru	uction	execution,
Enco	oding:		1010	01tx ff	f ffff			making thi	s a two-cycle	e instru	uction.
Desc	ription:	Da	ata from fi	le register 'f' is	s written into	Word	ds:	1			
		th	e 16-bit ta	ble latch (TBL	_AT).	Cycl	es:	1 (2)			
		lt i lf i	t = 1; high t = 0: low l	byte is written	٦	QC	cle Activity:				
		Tł	nis instruc	tion is used in	conjunction		Q1	Q2	Q3		Q4
		wi	th TABLW	r to transfer d	ata from data		Decode	Read	Execute		NOP
More		m 1	emory to p	program mem	ory.	lf ski	n.	register T			
Cuala	15.	1				11 51(1	р. Q1	Q2	Q3		Q4
Cycle	es:	1					Forced NOP	NOP	Execute		NOP
QCy			02	02	04	Evar	mple:	UFDF		יתיתי	
Γ			QZ Read	Execute	Q4 Write		<u>npie</u> .	NZERO	:	.11 1	
	Dooddo	reg	gister 'f'	Executo	register			ZERO :			
					TBLATH or TBLATL		Before Instru PC = Ado	uction dress(HERE)			
Exan	nple:	TI	LWT t	, RAM			After Instruct	tion			
E	Before Instru	uctio	n				If CNT	= 0: - A	k00, ddress (7EB	0)	
	t	=	0				If CNT	= ∧ ≠ 0:	x00,	.07	
	RAM TBLAT	=	0xB7 0x0000	(TBLATH =	0x00)		PC	= A	ddress (NZE	RO)	
				(TBLATL = (Dx00)						
/	After Instruc	tion									
		=	0xB7		0,00)						
	IDLAI	-	0x00B7	(TBLATT = (TBL	0x00) 0xB7)						
I	Before Instru	uctio	n								
	t	=	1								
	RAM TBLAT	=	0xB7 0x0000	(TBLATH =	0x00)						
				(TBLATL = (0x00)						
1	After Instruc	tion									
	RAM TRI AT	=	0xB7 0xB700	(TBI ATH –	0xB7)						
		-	0.0100	(TBLATL = 0	0x00)						

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 17-5: TIMER0 CLOCK TIMINGS

TABLE 17-5: TIMER0 CLOCK REQUIREMENTS

Parameter								
No.	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5TCY + 20 §	—	—	ns	
			With Prescaler	10*	—	_	ns	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5TCY + 20 §	—	_	ns	
			With Prescaler	10*	—	_	ns	
42	Tt0P	T0CKI Period		<u>Tcy + 40</u> §	—	—	ns	N = prescale value
				N				(1, 2, 4,, 256)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 17-6: TIMER1, TIMER2, AND TIMER3 CLOCK TIMINGS

TABLE 17-6: TIMER1, TIMER2, AND TIMER3 CLOCK REQUIREMENTS

Parameter				Тур			
No.	Sym	Characteristic	Min	†	Max	Units	Conditions
45	Tt123H	TCLK12 and TCLK3 high time	0.5 TCY + 20 §	—	—	ns	
46	Tt123L	TCLK12 and TCLK3 low time	0.5 TCY + 20 §	—	_	ns	
47	Tt123P	TCLK12 and TCLK3 input period	<u>Tcy + 40</u> §	—	—	ns	N = prescale value
			N				(1, 2, 4, 8)
48	TckE2tmrl	Delay from selected External Clock Edge to	2Tosc §	—	6 Tosc §	_	
		Timer increment					

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

Applicable Devices 42 R42 42A 43 R43 44

18.0 PIC17C42 DC AND AC CHARACTERISTICS

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are ensured to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation.

TABLE 18-1: PIN CAPACITANCE PER PACKAGE TYPE

Din Nama		Typical Capa	acitance (pF)	
	40-pin DIP	44-pin PLCC	44-pin MQFP	44-pin TQFP
All pins, except MCLR, VDD, and Vss	10	10	10	10
MCLR pin	20	20	20	20

FIGURE 18-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 18-17: IOL vs. VOL, VDD = 5V

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 20-6: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD

E.2 PIC16C5X Family of Devices

				0	clock Mer	nory	Perip	herals	Features
	intern	¹⁰ 813 407415	To to to the the	CANING LOUIS CONTRACT AND CONTR	(Sey GU Level (Sey GU Level) (Sey GU	(Seg.)	Suite -	10 N SGUER	SUOJORIJSUJOEd SUOJORIJSUJOEd SUCIORIJORISUJO
PIC16C52	4	384		25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC
PIC16C54	20	512		25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C54A	20	512	Ι	25	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54A	20	I	512	25	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C55	20	512		24	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C56	20	¥	Ι	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C57	20	2K		72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16CR57B	20		2K	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C58A	20	2K		73	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR58A	20		2K	73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
All PIC16/17	Family (devices	have F	Power-On	ו Reset, selectab	le Watch	Idog Timer, s	selectab	le code protect and high I/O current capability.

DS30412C-page 214

Figure 19-2:	External Clock Timing 184
Figure 19-3:	CLKOUT and I/O Timing 185
Figure 19-4:	Reset, Watchdog Timer.
J	Oscillator Start-Up Timer, and
	Power-I In Timer Timing 186
Figure 19-5	Timer() Clock Timings 187
Figure 19-5.	Timer1 Timer2 and Timer2 Clock
Figure 19-0.	Timinan 197
E: 40 T	107
Figure 19-7:	Capture Timings
Figure 19-8:	PWM Timings 188
Figure 19-9:	USART Module: Synchronous
	Transmission (Master/Slave) Timing 189
Figure 19-10:	USART Module: Synchronous
	Receive (Master/Slave) Timing 189
Figure 19-11:	Memory Interface Write Timing
0	(Not Supported in PIC17LC4X Devices) 190
Figure 19-12:	Memory Interface Read Timing
rigulo lo l2.	(Not Supported in PIC17I C4X Devices) 191
Figure 20-1.	Typical RC Oscillator Frequency vs
rigule 20-1.	Tomporoturo 102
E	
Figure 20-2:	Typical RC Oscillator Frequency
	vs. VDD
Figure 20-3:	Typical RC Oscillator Frequency
	vs. VDD194
Figure 20-4:	Typical RC Oscillator Frequency
	vs. VDD 195
Figure 20-5:	Transconductance (gm) of LF Oscillator
-	vs. VDD
Figure 20-6:	Transconductance (gm) of XT Oscillator
J	vs. VDD 196
Figure 20-7	Typical Ipp vs. Frequency (External
ga.o _o	Clock 25°C) 197
Figure 20-8.	Maximum IDD vs. Frequency (External
1 igule 20-0.	Clock 125° C to 40° C)
	Clock 125 C to -40 C) 197
Figure 20-9:	Typical IPD vs. VDD Watchdog
F : 00.40	Disabled 25°C 198
Figure 20-10:	Maximum IPD vs. VDD Watchdog
	Disabled 198
Figure 20-11:	Typical IPD vs. VDD Watchdog
	Enabled 25°C 199
Figure 20-12:	Maximum IPD vs. VDD Watchdog
	Enabled 199
Figure 20-13:	WDT Timer Time-Out Period vs. VDD 200
Figure 20-14:	ЮН vs. VOH. VDD = 3V
Figure 20-15:	IOH VS. VOH. VDD = 5V 201
Figure 20-16	$ O \vee S \vee O = 3 \vee 201$
Figure 20-17:	$101 \text{ vs. } \sqrt{01} \sqrt{00} = 5 \sqrt{01} 0$
Figure 20-17.	VTU (Input Threshold Voltage) of
Figure 20-18:	
E	1/O FILIS (TTL) VS. VDD
Figure 20-19:	VTH, VIL of I/O PINS (Schmitt Trigger)
F : 00.05	vs. vDD
⊢igure 20-20:	VTH (Input Threshold Voltage) of OSC1
	Input (In XT and LF Modes) vs. VDD 203
LIST OF TAE	SLEO
Table 1-1:	PIC17CXX Family of Devices
Table 3-1:	Pinout Descriptions12
Table 4-1:	Time-Out in Various Situations
Table 4-2:	STATUS Bits and Their Significance

Mode Memory Access 30

Initialization Conditions For Special

Table 6-2:	EPROM Memory Access Time
	Ordering Suffix
Table 6-3:	Special Function Registers34
Table 7-1:	Interrupt - Table Write Interaction45
Table 8-1:	Performance Comparison49
Table 9-1:	PORTA Functions
Table 9-2:	Registers/Bits Associated with PORTA54
Table 9-3:	PORTB Functions
Table 9-4:	Registers/Bits Associated with PORTB57
Table 9-5.	PORTC FUNCTIONS
Table 9-0.	POPTD Functions
Table 9-7.	Registers/Bits Associated with PORTD 61
Table 9-0.	PORTE Functions 63
Table 9-10 [.]	Registers/Bits Associated with PORTE 63
Table 11-1	Registers/Bits Associated with Timer0 70
Table 12-1	Turning On 16-bit Timer 74
Table 12-2:	Summary of Timer1 and Timer2
	Registers
Table 12-3:	PWM Frequency vs. Resolution at
	25 MHz
Table 12-4:	Registers/Bits Associated with PWM77
Table 12-5:	Registers Associated with Capture79
Table 12-6:	Summary of TMR1, TMR2, and TMR3
	Registers81
Table 13-1:	Baud Rate Formula86
Table 13-2:	Registers Associated with Baud Rate
	Generator86
Table 13-3:	Baud Rates for Synchronous Mode87
Table 13-4:	Baud Rates for Asynchronous Mode88
Table 13-5:	Registers Associated with Asynchronous
	Transmission90
Table 13-6:	Registers Associated with Asynchronous
	Reception92
Table 13-7:	Registers Associated with Synchronous
	Master Transmission94
Table 13-8:	Registers Associated with Synchronous
T 40.0	Master Reception
Table 13-9:	Registers Associated with Synchronous
Table 40.40	Slave Transmission
Table 13-10:	Registers Associated with Synchronous
Table 14 1:	Slave Reception
Table 14-1.	Consister Selection for Coromia
	Posopators 101
Table 14-3	Capacitor Selection for Crystal
Table 14-5.	OscillatoR 101
Table 14-4	Registers/Bits Associated with the
	Watchdog Timer 104
Table 15-1:	Opcode Field Descriptions
Table 15-2:	PIC17CXX Instruction Set
Table 16-1:	development tools from microchip146
Table 17-1:	Cross Reference of Device Specs for
	Oscillator Configurations and Frequencies
	of Operation (Commercial Devices)148
Table 17-2:	External Clock Timing Requirements155
Table 17-3:	CLKOUT and I/O Timing Requirements156
Table 17-4:	Reset, Watchdog Timer,
	Oscillator Start-Up Timer and
	Power-Up Timer Requirements157
Table 17-5:	Timer0 Clock Requirements158
Table 17-6:	Timer1, Timer2, and Timer3 Clock
	Requirements158
Table 17-7:	Capture Requirements
Table 17-8:	PWM Requirements159

Table 4-3:

Table 4-4:

Table 5-1:

Table 6-1:

Note the following details of the code protection feature on PICmicro[®] MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoq® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.