



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	16KB (8K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c44-33e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

5.0 INTERRUPTS

The PIC17C4X devices have 11 sources of interrupt:

- External interrupt from the RA0/INT pin
- Change on RB7:RB0 pins
- TMR0 Overflow
- TMR1 Overflow
- TMR2 Overflow
- TMR3 Overflow
- USART Transmit buffer empty
- USART Receive buffer full
- Capture1
- Capture2
- T0CKI edge occurred

There are four registers used in the control and status of interrupts. These are:

- CPUSTA
- INTSTA
- PIE
- PIR

The CPUSTA register contains the GLINTD bit. This is the Global Interrupt Disable bit. When this bit is set, all interrupts are disabled. This bit is part of the controller core functionality and is described in the Memory Organization section. When an interrupt is responded to, the GLINTD bit is automatically set to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with the interrupt vector address. There are four interrupt vectors. Each vector address is for a specific interrupt source (except the peripheral interrupts which have the same vector address). These sources are:

- External interrupt from the RA0/INT pin
- TMR0 Overflow
- T0CKI edge occurred
- Any peripheral interrupt

When program execution vectors to one of these interrupt vector addresses (except for the peripheral interrupt address), the interrupt flag bit is automatically cleared. Vectoring to the peripheral interrupt vector address does not automatically clear the source of the interrupt. In the peripheral interrupt service routine, the source(s) of the interrupt can be determined by testing the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid infinite interrupt requests.

All of the individual interrupt flag bits will be set regardless of the status of their corresponding mask bit or the GLINTD bit.

For external interrupt events, there will be an interrupt latency. For two cycle instructions, the latency could be one instruction cycle longer.

The "return from interrupt" instruction, RETFIE, can be used to mark the end of the interrupt service routine. When this instruction is executed, the stack is "POPed", and the GLINTD bit is cleared (to re-enable interrupts).



FIGURE 5-1: INTERRUPT LOGIC

© 1996 Microchip Technology Inc.

9.0 I/O PORTS

The PIC17C4X devices have five I/O ports, PORTA through PORTE. PORTB through PORTE have a corresponding Data Direction Register (DDR), which is used to configure the port pins as inputs or outputs. These five ports are made up of 33 I/O pins. Some of these ports pins are multiplexed with alternate functions.

PORTC, PORTD, and PORTE are multiplexed with the system bus. These pins are configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, these pins are general purpose I/O.

PORTA and PORTB are multiplexed with the peripheral features of the device. These peripheral features are:

- Timer modules
- Capture module
- PWM module
- USART/SCI module
- External Interrupt pin

When some of these peripheral modules are turned on, the port pin will automatically configure to the alternate function. The modules that do this are:

- PWM module
- USART/SCI module

When a pin is automatically configured as an output by a peripheral module, the pins data direction (DDR) bit is unknown. After disabling the peripheral module, the user should re-initialize the DDR bit to the desired configuration.

The other peripheral modules (which require an input) must have their data direction bit configured appropriately.

Note: A pin that is a peripheral input, can be configured as an output (DDRx<y> is cleared). The peripheral events will be determined by the action output on the port pin.

9.1 PORTA Register

PORTA is a 6-bit wide latch. PORTA does not have a corresponding Data Direction Register (DDR).

Reading PORTA reads the status of the pins.

The RA1 pin is multiplexed with TMR0 clock input, and RA4 and RA5 are multiplexed with the USART functions. The control of RA4 and RA5 as outputs is automatically configured by the USART module.

9.1.1 USING RA2, RA3 AS OUTPUTS

The RA2 and RA3 pins are open drain outputs. To use the RA2 or the RA3 pin(s) as output(s), simply write to the PORTA register the desired value. A '0' will cause the pin to drive low, while a '1' will cause the pin to float (hi-impedance). An external pull-up resistor should be used to pull the pin high. Writes to PORTA will not affect the other pins.

Note:	When using the RA2 or RA3 pin(s) as out- put(s), read-modify-write instructions (such as BCF, BSF, BTG) on PORTA are not rec- ommended. Such operations read the port pins, do the desired operation, and then write this value to the data latch. This may inadvertently cause the RA2 or RA3 pins to switch from input to output (or vice-versa). It is recommended to use a shadow regis- ter for PORTA. Do the bit operations on this shadow register and then move it to PORTA.

FIGURE 9-1: RA0 AND RA1 BLOCK DIAGRAM



9.4.1 PORTE AND DDRE REGISTER

PORTE is a 3-bit bi-directional port. The corresponding data direction register is DDRE. A '1' in DDRE configures the corresponding port pin as an input. A '0' in the DDRE register configures the corresponding port pin as an output. Reading PORTE reads the status of the pins, whereas writing to it will write to the port latch. PORTE is multiplexed with the system bus. When operating as the system bus, PORTE contains the control signals for the address/data bus (AD15:AD0). These control signals are Address Latch Enable (ALE), Output Enable (\overline{OE}), and Write (\overline{WR}). The control signals \overline{OE} and \overline{WR} are active low signals. The timing for the system bus is shown in the Electrical Characteristics section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 9-4 shows the instruction sequence to initialize PORTE. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized.

EXAMPLE 9-4: INITIALIZING PORTE

MOVLB	1	;	Select Bank 1
CLRF	PORTE	;	Initialize PORTE data
		;	latches before setting
		;	the data direction
		;	register
MOVLW	0x03	;	Value used to initialize
		;	data direction
MOVWF	DDRE	;	Set RE<1:0> as inputs
		;	RE<2> as outputs
		;	RE<7:3> are always
		;	read as '0'

FIGURE 9-8: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)



11.3 Read/Write Consideration for TMR0

Although TMR0 is a 16-bit timer/counter, only 8-bits at a time can be read or written during a single instruction cycle. Care must be taken during any read or write.

11.3.1 READING 16-BIT VALUE

The problem in reading the entire 16-bit value is that after reading the low (or high) byte, its value may change from FFh to 00h.

Example 11-1 shows a 16-bit read. To ensure a proper read, interrupts must be disabled during this routine.

EXAMPLE 11-1: 16-BIT READ

MOVPF	TMROL,	TMPLO	;read low tmr0
MOVPF	TMROH,	TMPHI	;read high tmr0
MOVFP	TMPLO,	WREG	;tmplo -> wreg
CPFSLT	TMROL		;tmr0l < wreg?
RETURN			;no then return
MOVPF	TMROL,	TMPLO	;read low tmr0
MOVPF	TMROH,	TMPHI	;read high tmr0

11.3.2 WRITING A 16-BIT VALUE TO TMR0

Since writing to either TMR0L or TMR0H will effectively inhibit increment of that half of the TMR0 in the next cycle (following write), but not inhibit increment of the other half, the user must write to TMR0L first and TMR0H next in two consecutive instructions, as shown in Example 11-2. The interrupt must be disabled. Any write to either TMR0L or TMR0H clears the prescaler.

EXAMPLE 11-2: 16-BIT WRITE

BSF CPUSTA, GLINTD ; Disable interrupt MOVFP RAM_L, TMROL ; MOVFP RAM_H, TMROH ; BCF CPUSTA, GLINTD ; Done, enable interrupt

11.4 Prescaler Assignments

Timer0 has an 8-bit prescaler. The prescaler assignment is fully under software control; i.e., it can be changed "on the fly" during program execution. When changing the prescaler assignment, clearing the prescaler is recommended before changing assignment. The value of the prescaler is "unknown," and assigning a value that is less then the present value makes it difficult to take this unknown time into account.



FIGURE 11-4: TMR0 TIMING: WRITE HIGH OR LOW BYTE

12.0 TIMER1, TIMER2, TIMER3, PWMS AND CAPTURES

The PIC17C4X has a wealth of timers and time-based functions to ease the implementation of control applications. These time-base functions include two PWM outputs and two Capture inputs.

Timer1 and Timer2 are two 8-bit incrementing timers, each with a period register (PR1 and PR2 respectively) and separate overflow interrupt flags. Timer1 and Timer2 can operate either as timers (increment on internal Fosc/4 clock) or as counters (increment on falling edge of external clock on pin RB4/TCLK12). They are also software configurable to operate as a single 16-bit timer. These timers are also used as the time-base for the PWM (pulse width modulation) module. Timer3 is a 16-bit timer/counter consisting of the TMR3H and TMR3L registers. This timer has four other associated registers. Two registers are used as a 16-bit period register or a 16-bit Capture1 register (PR3H/CA1H:PR3L/CA1L). The other two registers are strictly the Capture2 registers (CA2H:CA2L). Timer3 is the time-base for the two 16-bit captures.

TMR3 can be software configured to increment from the internal system clock or from an external signal on the RB5/TCLK3 pin.

Figure 12-1 and Figure 12-2 are the control registers for the operation of Timer1, Timer2, and Timer3, as well as PWM1, PWM2, Capture1, and Capture2.

FIGURE 12-1: TCON1 REGISTER (ADDRESS: 16h, BANK 3)

R/W - 0 CA2ED1	R/W - 0 R/W - 0 <t< th=""><th>R = Readable bit</th></t<>	R = Readable bit
bit7	bit0	-n = Value at POR reset
bit 7-6:	CA2ED1:CA2ED0 : Capture2 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge	
bit 5-4:	 CA1ED1:CA1ED0: Capture1 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge 	
bit 3:	T16 : Timer1:Timer2 Mode Select bit 1 = Timer1 and Timer2 form a 16-bit timer 0 = Timer1 and Timer2 are two 8-bit timers	
bit 2:	TMR3CS : Timer3 Clock Source Select bit 1 = TMR3 increments off the falling edge of the RB5/TCLK3 pin 0 = TMR3 increments off the internal clock	
bit 1:	TMR2CS : Timer2 Clock Source Select bit 1 = TMR2 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR2 increments off the internal clock	
bit 0:	TMR1CS : Timer1 Clock Source Select bit 1 = TMR1 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR1 increments off the internal clock	

NOTES:

13.2 USART Asynchronous Mode

In this mode, the USART uses standard nonreturn-to-zero (NRZ) format (one start bit, eight or nine data bits, and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock x64 of the bit shift rate. Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

The asynchronous mode is selected by clearing the SYNC bit (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

13.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 13-3. The heart of the transmitter is the transmit shift register (TSR). The shift register obtains its data from the read/write transmit buffer (TXREG). TXREG is loaded with data in software. The TSR is not loaded until the stop bit has been transmitted from the previous load. As soon as the stop bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cycle), the TXREG is empty and an interrupt bit, TXIF (PIR<1>) is set. This interrupt can be enabled or disabled by the TXIE bit (PIE<1>). TXIF will be set regardless of TXIE and cannot be reset in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of the TXREG, the TRMT (TXSTA<1>) bit shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty.

Note:	The TSR is not mapped in data memory,
	so it is not available to the user.

Transmission enabled setting is by the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 13-5). The transmission can also be started by first loading TXREG and then setting TXEN. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to TSR resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 13-6). Clearing TXEN during a transmission will cause the transmission to be aborted. This will reset the transmitter and the RA5/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty).

Steps to follow when setting up an Asynchronous Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. Load data to the TXREG register.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 7. Enable the transmission by setting TXEN (starts transmission).

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner then doing these two events in the opposite order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is re-enabled.

13.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once synchronous mode is selected, reception is enabled by setting either the SREN (RCSTA<5>) bit or the CREN (RCSTA<4>) bit. Data is sampled on the RA4/RX/DT pin on the falling edge of the clock. If SREN is set, then only a single word is received. If CREN is set, the reception is continuous until CREN is reset. If both bits are set, then CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to RCREG (if it is empty). If the transfer is complete, the interrupt bit RCIF (PIR<0>) is set. The actual interrupt can be enabled/disabled by setting/clearing the RCIE (PIE<0>) bit. RCIF is a read only bit which is RESET by the hardware. In this case it is reset when RCREG has been read and is empty. RCREG is a double buffered register; i.e., it is a two deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR. On the clocking of the last bit of the third byte, if RCREG is still full, then the overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. RCREG can be read twice to retrieve the two bytes in the FIFO. The OERR bit has to be cleared in software. This is done by clearing the CREN bit. If OERR bit is set, transfers from RSR to RCREG are inhibited, so it is essential to clear OERR bit if it is set. The 9th receive bit is buffered the same way as the receive data. Reading the RCREG register will allow the RX9D and FERR bits to be loaded with values for the next received data: therefore, it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old FERR and RX9D information.

Steps to follow when setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. See Section 13.1 for details.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. If interrupts are desired, then set the RCIE bit.
- 4. If 9-bit reception is desired, then set the RX9 bit.
- 5. If a single reception is required, set bit SREN. For continuous reception set bit CREN.
- 6. The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit was set.
- 7. Read RCSTA to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading RCREG.
- 9. If any error occurred, clear the error by clearing CREN.

Note: To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.



FIGURE 13-11: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

14.2.4 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with series resonance, or one with parallel resonance.

Figure 14-5 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometer biases the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 14-5: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT



Figure 14-6 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 k Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 14-6: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



14.2.5 RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 14-6 shows how the R/C combination is connected to the PIC17CXX. For Rext values below 2.2 kQ, the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g. 1 M Ω), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 3 $k\Omega$ and 100 $k\Omega$.

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With little or no external capacitance, oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See Section 18.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See Section 18.0 for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 3-2 for waveform).

FIGURE 14-7: RC OSCILLATOR MODE



14.4 Power-down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction. This clears the Watchdog Timer and postscaler (if enabled). The \overrightarrow{PD} bit is cleared and the \overrightarrow{TO} bit is set (in the CPUSTA register). In SLEEP mode, the oscillator driver is turned off. The I/O ports maintain their status (driving high, low, or hi-impedance).

The $\overline{\text{MCLR}}/\text{VPP}$ pin must be at a logic high level (VIHMC). A WDT time-out RESET does not drive the $\overline{\text{MCLR}}/\text{VPP}$ pin low.

14.4.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- A POR reset
- External reset input on MCLR/VPP pin
- WDT Reset (if WDT was enabled)
- Interrupt from RA0/INT pin, RB port change, T0CKI interrupt, or some Peripheral Interrupts

The following peripheral interrupts can wake-up from SLEEP:

- · Capture1 interrupt
- Capture2 interrupt
- USART synchronous slave transmit interrupt
- · USART synchronous slave receive interrupt

Other peripherals can not generate interrupts since during SLEEP, no on-chip Q clocks are present.

Any reset event will cause a device reset. Any interrupt event is considered a continuation of program execution. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the CPUSTA register can be used to determine the cause of device reset. The

 \overline{PD} bit, which is set on power-up, is cleared when SLEEP is invoked. The \overline{TO} bit is cleared if WDT time-out occurred (and caused wake-up).

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GLINTD bit. If the GLINTD bit is set (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GLINTD bit is clear (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt vector address. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

Note: If the global interrupts are disabled (GLINTD is set), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake-up from sleep. The TO bit is set, and the PD bit is cleared.

The WDT is cleared when the device wake from SLEEP, regardless of the source of wake-up.

14.4.1.1 WAKE-UP DELAY

When the oscillator type is configured in XT or LF mode, the Oscillator Start-up Timer (OST) is activated on wake-up. The OST will keep the device in reset for 1024Tosc. This needs to be taken into account when considering the interrupt response time when coming out of SLEEP.

FIGURE 14-9: WAKE-UP FROM SLEEP THROUGH INTERRUPT

	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2	Q3 Q4	Q1 Q2	Q3 Q4	Q1 Q2 Q3 Q4
OSC1						$\frown \frown \frown$	
CLKOUT(4)		/		lost(2)	\/ \/		
INT					I I		
(RA0/INT pin)	ı ı		: (1		<u>1 </u>
INTF flag			<u>`</u>		I		Interrupt Latency (2)
GLINTD bit	1 11		· ·		I		·
	i i		Processor		1		1 I
INSTRUCTION	FLOW		in SLEEP		1 1		I I I I
PC	C PC	PC+1		+2	× 0004	h	× <u>0005h</u>
Instruction (fetched	Inst (PC) = SLEEP	Inst (PC+1)			Inst (PC	+2)	
Instruction {	Inst (PC-1)	SLEEP			Inst (PC	+1)	Dummy Cycle
Note 1: XT or LF o 2: Tost = 102 3: When GLII 4: CLKOUT is	scillator mode assume 4Tosc (drawing not to s NTD = 0 processor jum s not available in these	d. scale). This delay will ops to interrupt routin osc modes, but show	not be there e after wake wn here for ti	for RC osc -up. If GLIN	c mode. ITD = 1, exec ence.	ution will	continue in line.

PIC17C4X

AND	ANDWF AND WREG with f							
Synt	tax:	[label] A	NDWF	f,d				
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 25 \\ d \in \ [0,1] \end{array}$	$0 \le f \le 255$ $d \in [0,1]$					
Ope	ration:	(WREG) .	AND. (f)	ightarrow (dest)	1			
Stat	us Affected:	Z						
Enco	oding:	0000	101d	ffff	ffff			
Des	cription:	The conten register 'f'. in WREG. I back in reg	its of WR If 'd' is 0 f 'd' is 1 t ister 'f'.	EG are AN the result he result is	D'ed with is stored s stored			
Words:		1						
Cycl	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q	3	Q4			
	Decode	Read register 'f'	Exect	ute V de:	Vrite to stination			
<u>Exa</u>	<u>mple</u> :	ANDWF	REG, 1					
	Before Instru WREG REG	iction = 0x17 = 0xC2						
	After Instruct WREG REG	tion = 0x17 = 0x02						

BCF		Bit Clear	f					
Synt	tax:	[label] E	BCF f,I	b				
Ope	Operands: $0 \le f \le 255$ $0 \le b \le 7$							
Ope	ration:	$0 \rightarrow (f < b >$	-)					
Stat	us Affected:	None						
Enc	oding:	1000 1bbb ffff ffff						
Description: Bit 'b' in register 'f' is cleared.								
Wor	ds:	1	1					
Cycl	es:	1	1					
QC	ycle Activity:							
	Q1	Q2	Q3			Q4		
	Decode	Read register 'f'	Execu	ute	re	Write gister 'f'		
Exa	<u>mple</u> :	BCF	FLAG_R	EG,	7			
Before Instruction FLAG_REG = 0xC7								
	After Instruction FLAG_REG = 0x47							

PIC17C4X

MO\	/PF	Move p t	o f					
Synt	ax:	[<i>label</i>] N	NOVPF	p,f				
Ope	rands:	0 ≤ f ≤ 25 0 ≤ p ≤ 3′	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq p \leq 31 \end{array}$					
Ope	ration:	$(p) \to (f)$						
State	us Affected:	Z						
Enco	oding:	010p	pppp	ffff	ffff			
Desc	cription:	Move data 'p' to data 'f' can be a space (00l to 1Fh. Either 'p' o special sitt MOVPF is p ring a perij or an I/O p tion. Both '	Move data from data memory location 'p' to data memory location 'f'. Location 'f' can be anywhere in the 256 byte data space (00h to FFh) while 'p' can be 00h to 1Fh. Either 'p' or 'f' can be WREG (a useful special situation). MOVPF is particularly useful for transfer- ring a peripheral register (e.g. the timer or an I/O port) to a data memory loca- tion. Both 'f' and 'p' can be indirectly					
Word	ds:	1						
Cycl	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q	3	Q4			
	Decode	Read register 'p'	Exect	ute re	Write gister 'f'			
<u>Exar</u>	<u>mple</u> :	MOVPF	REG1, F	REG2				
	Before Instru REG1 REG2 After Instruct REG1 REG2	iction = 0: = 0: tion = 0: = 0:	<11 <33 <11 <11					

MOVWF		Μ	love WF	REG to f			
Syntax:		[/	label]	MOVW	- f		
Operands:		0	$\leq f \leq 25$	5			
Operation:		(\	VREG)	\rightarrow (f)			
Status Affect	ted:	N	one				
Encoding:			0000	0001	fff	f	ffff
Description		M Lo W	ove data ocation 'f ord data	from WR ' can be a space.	EG to	reg ere i	ister 'f'. n the 256
Words:		1					
Cycles:		1					
Q Cycle Act	ivity:						
Q1			Q2	Q	3		Q4
Deco	de	re	Read gister 'f'	Exect	ute	re	Write gister 'f'
Example:		M	OVWF	REG			
Before WF RE	Instru REG G	uctio = =	n 0x4F 0xFF				
After In WF RE	struc REG G	tion = =	0x4F 0x4F				

RET	FIE	rrupt					
Syn	tax:	[label]	RETFIE				
Ope	rands:	None					
Ope	eration:	$\begin{array}{l} TOS \rightarrow (I \\ 0 \rightarrow GLIN \\ PCLATH \end{array}$	$TOS \rightarrow (PC);$ $0 \rightarrow GLINTD;$ PCLATH is unchanged.				
Stat	us Affected:	GLINTD					
Enc	oding:	0000	0000	0000	0101		
Des	cription:	Return from and Top of PC. Interru the GLINT interrupt d	m Interrup Stack (TC opts are ei D bit. GLI isable bit	ot. Stack is OS) is load nabled by NTD is the (CPUSTA+	POP'ed ded in the clearing e global <4>).		
Wor	ds:	1	1				
Сус	les:	2					
QC	ycle Activity:						
	Q1	Q2	Q3	3	Q4		
	Decode	Read register T0STA	Execu	ute	NOP		
	Forced NOP	NOP	Execu	ute	NOP		
<u>Exa</u>	mple:	RETFIE					
	After Interrup PC GLINTD	et = TOS = 0					

RET	LW	Return Literal to WREG								
Syn	tax:	[label]	[<i>label</i>] RETLW k							
Operands:		$0 \le k \le 25$	$0 \le k \le 255$							
Operation:		k ightarrow (WRE PCLATH is	$k \rightarrow (WREG); TOS \rightarrow (PC);$ PCLATH is unchanged							
Stat	us Affected:	None	None							
Enc	oding:	1011	0110 kkł	k kkkk						
Description:		WREG is lo 'k'. The prog the top of th The high ac remains un	WREG is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged.							
Wor	ds:	1								
Cyc	les:	2								
QC	ycle Activity:									
	Q1	Q2	Q3	Q4						
	Q1 Decode	Q2 Read literal 'k'	Q3 Execute	Q4 Write to WREG						
	Q1 Decode Forced NOP	Q2 Read literal 'k' NOP	Q3 Execute Execute	Q4 Write to WREG NOP						
<u>Exa</u>	Q1 Decode Forced NOP mple:	Q2 Read literal 'k' NOP CALL TAI : TABLE ADDWF PC RETLW k	Q3 Execute Execute BLE ; WREG con ; offset ; WREG no ; table of ; table of ; Begin table of ; Begin table of the second s	Q4 Write to WREG NOP ntains table value ow has value						
<u>Exa</u>	Q1 Decode Forced NOP mple:	Q2 Read literal 'k' NOP CALL TAI : TABLE ADDWF PK RETLW kI RETLW kI :	Q3 Execute Execute BLE ; WREG con ; offset ; WREG no ; table y C ; WREG = (0) ; Begin table y	Q4 Write to WREG NOP ntains table value ow has value						
<u>Exa</u>	Q1 Decode Forced NOP mple:	Q2 Read literal 'k' NOP CALL TAI : TABLE ADDWF PO RETLW ki : : : RETLW ki	Q3 Execute Execute BLE ; WREG con ; offset ; WREG n ; table of ; table of ; WREG = () ; Begin table ; a ; End of f	Q4 Write to WREG NOP						
<u>Exa</u>	Q1 Decode Forced NOP mple: Before Instru WREG	Q2 Read literal 'k' NOP CALL TAI CALL TAI : TABLE ADDWF P(RETLW ki : : RETLW ki : : RETLW ki	Q3 Execute Execute BLE ; WREG con ; offset ; WREG no ; table v C ; WREG = o 0 ; Begin ta 1 ; n ; End of table v	Q4 Write to WREG NOP ntains table value ow has value						

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 18-17: IOL vs. VOL, VDD = 5V







PIC17C4X

Applicable Devices 42 R42 42A 43 R43 44









Applicable Devices 42 R42 42A 43 R43 44

19.1 DC CHARACTERISTICS:

PIC17CR42/42A/43/R43/44-16 (Commercial, Industrial) PIC17CR42/42A/43/R43/44-25 (Commercial, Industrial) PIC17CR42/42A/43/R43/44-33 (Commercial, Industrial)

	FRISTI	~s	Standard Operating Conditions (unless otherwise stated) Operating temperature					
				-40°C	\leq TA \leq +85°C for industrial and			
						0°C	\leq TA \leq +70°C for commercial	
Parameter								
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions	
D001	Vdd	Supply Voltage	4.5	—	6.0	V		
D002	Vdr	RAM Data Retention Voltage (Note 1)	1.5 *	_	—	V	Device in SLEEP mode	
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	_	Vss	_	V	See section on Power-on Reset for details	
D004	SVDD	VDD rise rate to ensure internal Power-on Reset signal	0.060 *	_	_	mV/ms	See section on Power-on Reset for details	
D010	IDD	Supply Current	_	3	6	mA	Fosc = 4 MHz (Note 4)	
D011		(Note 2)	-	6	12 *	mA	Fosc = 8 MHz	
D012			-	11	24 *	mA	Fosc = 16 MHz	
D013			-	19	38	mA	Fosc = 25 MHz	
D015			-	25	50	mA	Fosc = 33 MHz	
D014			-	95	150	μA	Fosc = 32 kHz,	
							WDT enabled (EC osc configuration)	
D020	IPD	Power-down	_	10	40	μA	VDD = 5.5V, WDT enabled	
D021		Current (Note 3)	-	< 1	5	μA	VDD = 5.5V, WDT disabled	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or VSS, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: $VDD / (2 \bullet R)$. For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL • VDD) • f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VbD and Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

Applicable Devices 42 R42 42A 43 R43 44

		Standard Operating Conditions (unless otherwise stated)						
			Operating temperature					
DC CHARACTERISTICS					-40°C	≤ TA :	≤ +85°C for industrial and	
		$0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial						
			Operating v	oltage Vi	DD range a	s desc	ribed in Section 19.1	
Parameter								
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
		Output Low Voltage						
D080	Vol	I/O ports (except RA2 and RA3)					IOL = VDD/1.250 mA	
			-	_	0.1Vdd	V	$4.5V \le VDD \le 6.0V$	
			-	-	0.1Vdd *	V	VDD = 2.5V	
D081		with TTL buffer	_	—	0.4	V	IOL = 6 mA, VDD = 4.5 V	
							Note 6	
D082		RA2 and RA3	_	-	3.0	V	IOL = 60.0 mA, VDD = 6.0 V	
D083		OSC2/CLKOUT	_	—	0.4	V	IOL = 1 mA, VDD = 4.5 V	
D084		(RC and EC osc modes)	-	-	0.1Vdd *	V	IOL = VDD/5 mA	
							(PIC17LC43/LC44 only)	
		Output High Voltage (Note 3)						
D090	Vон	I/O ports (except RA2 and RA3)					IOH = -VDD/2.500 mA	
			0.9VDD	-	-	V	$4.5V \le VDD \le 6.0V$	
			0.9VDD *	-	-	V	VDD = 2.5V	
D091		with TTL buffer	2.4	-	-	V	IOH = -6.0 mA, VDD=4.5V	
						.,	Note 6	
D092		RA2 and RA3	-	_	12	V	Pulled-up to externally applied voltage	
D093		OSC2/CLKOUT	2.4	_	-	V	IOH = -5 mA, VDD = 4.5 V	
D094		(RC and EC osc modes)	0.9Vdd *	-	-	V	IOH = -VDD/5 mA	
							(PIC17LC43/LC44 only)	
		Capacitive Loading Specs						
		on Output Pins						
D100	COSC2	OSC2/CLKOUT pin	-	—	25	pF	In EC or RC osc modes	
							when OSC2 pin is outputting	
							CLKOUI.	
							external clock is used to	
Dia					50		arive USC1.	
10101	CIO	All I/O pins and OSC2	-	-	50	р⊢		
D100					50			
102	CAD		_	_	50	р⊦	In Microprocessor or	
		(I OKIG, I OKID and POKIE)					mode	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Applicable Devices 42 R42 42A 43 R43 44

20.0 PIC17CR42/42A/43/R43/44 DC AND AC CHARACTERISTICS

The graphs and tables provided in this section are for design guidance and are not tested nor guaranteed. In some graphs or tables the data presented is outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are ensured to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation.

TABLE 20-1: PIN CAPACITANCE PER PACKAGE TYPE

Din Nama	Typical Capacitance (pF)							
	40-pin DIP	40-pin DIP 44-pin PLCC		44-pin TQFP				
All pins, except MCLR, VDD, and Vss	10	10	10	10				
MCLR pin	20	20	20	20				

FIGURE 20-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE



Applicable Devices 42 R42 42A 43 R43 44



FIGURE 20-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD

TABLE 20-2: RC OSCILLATOR FREQUENCIES

Cext	Rext	Average Fosc @ 5V, 25°C		
22 pF	10k	3.33 MHz	± 12%	
	100k	353 kHz	± 13%	
100 pF	3.3k	3.54 MHz	± 10%	
	5.1k	2.43 MHz	± 14%	
	10k	1.30 MHz	± 17%	
	100k	129 kHz	± 10%	
300 pF	3.3k	1.54 MHz	± 14%	
	5.1k	980 kHz	± 12%	
	10k	564 kHz	± 16%	
	160k	35 kHz	± 18%	

E.8 PIC17CXX Family of Devices

Features	Storigonistics and states	40-pin DIP; 44-pin PLCC, MQFP	40-pin DIP; 44-pin PLCC, TQFP, MQFP	and high I/O current capability.				
	Source and the second	55	58	58	58	58	58	rotect
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	4.5-5.5	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0	le code p
	\$407142 107412	33	33	33	33	33	33	electab
als	Tourne star	11	1	1	1	;	11	ner, se
eripher	Total Science in the second	Yes	Yes	Yes	Yes	Yes	Yes	dog Tir
Pe	Stop .	Ι	Yes	Yes	Yes	Yes	Yes	Natcho
,		Yes	Yes	Yes	Yes	Yes	Yes	ectable \
lome		2	N	N	N	2	2	et, s€
Me	Self Thomas	1, 2 13	3, 2	3, 2	3, 2	3, 2	3 13 13	Res.
Clock	SOONS COUPER LIP	TMR0,TMR TMR2,TMR	TMR0,TMR TMR2,TMR	TMR0,TMR TMR2,TMR	TMR0,TMR TMR2,TMR	TMR0,TMR TMR2,TMR	TMR0,TMR TMR2,TMR	/e Power-or
		232	232	232	454	454	454	ces hav
	5-0-T-24-877 40-2-2-	Ι	I	2K	I	<del>4</del>		ly devi
	Sold Harris	2K	ξ.	I	¥	I	æ	7 Fami
		25	25	25	25	25	25	IC16/1
		PIC17C42	PIC17C42A	PIC17CR42	PIC17C43	PIC17CR43	PIC17C44	AII P