



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Obsolete  |
|----------------------------|---|
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 33MHz   |
| Connectivity               | UART/USART  |
| Peripherals                | POR, PWM, WDT   |
| Number of I/O              | 33  |
| Program Memory Size        | 16KB (8K x 16)  |
| Program Memory Type        | OTP   |
| EEPROM Size                | -   |
| RAM Size                   | 454 x 8   |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 6V   |
| Data Converters            | -   |
| Oscillator Type            | External  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 44-QFP  |
| Supplier Device Package    | 44-MQFP (10x10)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic17c44-33i-pq |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **Table of Contents**

| 1.0    | Overview   | 5   |
|--------|--|-----|
| 2.0    | PIC17C4X Device Varieties  | 7   |
| 3.0    | Architectural Overview   | 9   |
| 4.0    | Reset  | 15  |
| 5.0    | Interrupts   | 21  |
| 6.0    | Memory Organization  | 29  |
| 7.0    | Table Reads and Table Writes   | 43  |
| 8.0    | Hardware Multiplier  | 49  |
| 9.0    | I/O Ports  | 53  |
| 10.0   | Overview of Timer Resources  | 65  |
| 11.0   | Timer0   | 67  |
| 12.0   | Timer1, Timer2, Timer3, PWMs and Captures                              | 71  |
| 13.0   | Universal Synchronous Asynchronous Receiver Transmitter (USART) Module | 83  |
| 14.0   | Special Features of the CPU  | 99  |
| 15.0   | Instruction Set Summary  | 107 |
| 16.0   | Development Support  | 143 |
| 17.0   | PIC17C42 Electrical Characteristics                                    | 147 |
| 18.0   | PIC17C42 DC and AC Characteristics                                     | 163 |
| 19.0   | PIC17CR42/42A/43/R43/44 Electrical Characteristics                     | 175 |
| 20.0   | PIC17CR42/42A/43/R43/44 DC and AC Characteristics                      | 193 |
| 21.0   | Packaging Information  | 205 |
| Appen  | dix A: Modifications   | 211 |
| Appen  | dix B: Compatibility   | 211 |
| Appen  | dix C: What's New  | 212 |
| Appen  | dix D: What's Changed  | 212 |
| Appen  | dix E: PIC16/17 Microcontrollers                                       | 213 |
| Appen  | dix F: Errata for PIC17C42 Silicon                                     | 223 |
| Index. |  | 226 |
| PIC17  | C4X Product Identification System                                      | 237 |

For register and module descriptions in this data sheet, device legends show which devices apply to those sections. For example, the legend below shows that some features of only the PIC17C43, PIC17C43, PIC17C44 are described in this section.

#### Applicable Devices 42 R42 42A 43 R43 44

# To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error from the previous version of the PIC17C4X Data Sheet (Literature Number DS30412B), please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

To assist you in the use of this document, Appendix C contains a list of new information in this data sheet, while Appendix D contains information that has changed



#### FIGURE 4-5: OSCILLATOR START-UPTIME



#### FIGURE 4-6: USING ON-CHIP POR



#### FIGURE 4-7: BROWN-OUT PROTECTION CIRCUIT 1



# FIGURE 4-8: PIC17C42 EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: An external Power-on Reset circuit is required only if VDD power-up time is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
  - 2: R < 40 k $\Omega$  is recommended to ensure that the voltage drop across R does not exceed 0.2V (max. leakage current spec. on the  $\overline{MCLR}/VPP$  pin is 5  $\mu$ A). A larger voltage drop will degrade VIH level on the  $\overline{MCLR}/VPP$  pin.
  - 3:  $R1 = 100\Omega$  to 1 k $\Omega$  will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or (Electrical Overstress) EOS.

FIGURE 4-9: BROWN-OUT PROTECTION CIRCUIT 2



This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

# 6.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC17C4X; program memory and data memory. Each block has its own bus, so that access to each block can occur during the same oscillator cycle.

The data memory can further be broken down into General Purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

#### 6.1 Program Memory Organization

PIC17C4X devices have a 16-bit program counter capable of addressing a 64K x 16 program memory space. The reset vector is at 0000h and the interrupt vectors are at 0008h, 0010h, 0018h, and 0020h (Figure 6-1).

#### 6.1.1 PROGRAM MEMORY OPERATION

The PIC17C4X can operate in one of four possible program memory configurations. The configuration is selected by two configuration bits. The possible modes are:

- Microprocessor
- Microcontroller
- Extended Microcontroller
- Protected Microcontroller

The microcontroller and protected microcontroller modes only allow internal execution. Any access beyond the program memory reads unknown data. The protected microcontroller mode also enables the code protection feature.

The extended microcontroller mode accesses both the internal program memory as well as external program memory. Execution automatically switches between internal and external memory. The 16-bits of address allow a program memory range of 64K-words.

The microprocessor mode only accesses the external program memory. The on-chip program memory is ignored. The 16-bits of address allow a program memory range of 64K-words. Microprocessor mode is the default mode of an unprogrammed device.

The different modes allow different access to the configuration bits, test memory, and boot ROM. Table 6-1 lists which modes can access which areas in memory. Test Memory and Boot Memory are not required for normal operation of the device. Care should be taken to ensure that no unintended branches occur to these areas.

#### FIGURE 6-1: PROGRAM MEMORY MAP AND STACK

| AND STACK  |                             |                          |  |  |  |
|--|-----------------------------|--------------------------|--|--|--|
|  | DC (15:0)                   | 1                        |  |  |  |
|  | PC<15:0>                    |                          |  |  |  |
| CALL, DETEIN   | RETURN TO                   | ]                        |  |  |  |
| REIFIE   | Stack Loval 1               |                          |  |  |  |
|  | •                           |                          |  |  |  |
|  | :                           |                          |  |  |  |
|  | Stack Level 16              |                          |  |  |  |
|  | Reset Vector                | 0000h                    |  |  |  |
|  |                             |                          |  |  |  |
|  | INT Pin Interrupt Vector    | 0008h                    |  |  |  |
|  | Timer0 Interrupt Vector     | 0010h                    |  |  |  |
|  | T0CKI Pin Interrupt Vector  | 0018h                    |  |  |  |
|  | Peripheral Interrupt Vector | 0020h                    |  |  |  |
|  |                             | 0021h                    |  |  |  |
|  |                             | 7556                     |  |  |  |
|  |                             | (PIC17C42,               |  |  |  |
| 30   |                             | PIC17CR42,<br>PIC17C42A) |  |  |  |
| Mer  |                             | FFFh                     |  |  |  |
| er l<br>Spa  |                             | (PIC17C43                |  |  |  |
| S S  |                             | PIC17CR43)               |  |  |  |
|  |                             | 1FFFh<br>(PIC17C44)      |  |  |  |
|  |                             | '<br>                    |  |  |  |
|  | FOSCO                       | FDFFh                    |  |  |  |
|  | FOSC1                       | FE01b                    |  |  |  |
|  | WDTPS0                      | FE02h                    |  |  |  |
| Aer  | WDTPS1                      | FE03h                    |  |  |  |
| Ce P   | PM0                         | FE04h                    |  |  |  |
| pa   | Reserved                    | FE05h                    |  |  |  |
| an sun   | PM1                         | FE06h                    |  |  |  |
| lig  | Reserved                    | FE07h                    |  |  |  |
| CO   | Reserved                    | FE08h                    |  |  |  |
|  |                             | FEUEN                    |  |  |  |
|  |                             | FE10h                    |  |  |  |
|  | Test EPROM                  | FF5Fh                    |  |  |  |
|  |                             | FF60h                    |  |  |  |
|  | Boot ROM                    | FFFFh                    |  |  |  |
|  |                             |                          |  |  |  |
| Note 1: User memory space may be internal, external, or                                |                             |                          |  |  |  |
| both. I he memory configuration depends on the   |                             |                          |  |  |  |
| <ul><li>processor mode.</li><li>2: This location is reserved on the PIC17C42</li></ul> |                             |                          |  |  |  |

# TABLE 6-1: MODE MEMORY ACCESS

| Operating<br>Mode            | Internal<br>Program<br>Memory | Configuration Bits,<br>Test Memory,<br>Boot ROM |
|------------------------------|-------------------------------|---|
| Microprocessor               | No Access                     | No Access                                       |
| Microcontroller              | Access                        | Access  |
| Extended<br>Microcontroller  | Access                        | No Access                                       |
| Protected<br>Microcontroller | Access                        | Access  |

The PIC17C4X can operate in modes where the program memory is off-chip. They are the microprocessor and extended microcontroller modes. The microprocessor mode is the default for an unprogrammed device.

Regardless of the processor mode, data memory is always on-chip.

#### FIGURE 6-2: MEMORY MAP IN DIFFERENT MODES



#### 6.4.1 INDIRECT ADDRESSING REGISTERS

The PIC17C4X has four registers for indirect addressing. These registers are:

- INDF0 and FSR0
- INDF1 and FSR1

Registers INDF0 and INDF1 are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data. The FSR is an 8-bit register and allows addressing anywhere in the 256-byte data memory address range. For banked memory, the bank of memory accessed is specified by the value in the BSR.

If file INDF0 (or INDF1) itself is read indirectly via an FSR, all '0's are read (Zero bit is set). Similarly, if INDF0 (or INDF1) is written to indirectly, the operation will be equivalent to a NOP, and the status bits are not affected.

#### 6.4.2 INDIRECT ADDRESSING OPERATION

The indirect addressing capability has been enhanced over that of the PIC16CXX family. There are two control bits associated with each FSR register. These two bits configure the FSR register to:

- Auto-decrement the value (address) in the FSR after an indirect access
- Auto-increment the value (address) in the FSR after an indirect access
- No change to the value (address) in the FSR after an indirect access

These control bits are located in the ALUSTA register. The FSR1 register is controlled by the FS3:FS2 bits and FSR0 is controlled by the FS1:FS0 bits.

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the ALUSTA register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

If the FSR register contains a value of 0h, an indirect read will read 0h (Zero bit is set) while an indirect write will be equivalent to a NOP (status bits are not affected).

Indirect addressing allows single cycle data transfers within the entire data space. This is possible with the use of the MOVPF and MOVFP instructions, where either 'p' or 'f' is specified as INDF0 (or INDF1).

If the source or destination of the indirect address is in banked memory, the location accessed will be determined by the value in the BSR. A simple program to clear RAM from 20h - FFh is shown in Example 6-1.

#### EXAMPLE 6-1: INDIRECT ADDRESSING

|    | MOVLW  | 0x20        | ; |                   |
|----|--------|-------------|---|-------------------|
|    | MOVWF  | FSR0        | ; | FSR0 = 20h        |
|    | BCF    | ALUSTA, FS1 | ; | Increment FSR     |
|    | BSF    | ALUSTA, FSO | ; | after access      |
|    | BCF    | ALUSTA, C   | ; | C = 0             |
|    | MOVLW  | END_RAM + 1 | ; |                   |
| LP | CLRF   | INDF0       | ; | Addr(FSR) = 0     |
|    | CPFSEQ | FSR0        | ; | FSR0 = END_RAM+1? |
|    | GOTO   | LP          | ; | NO, clear next    |
|    | :      |             | ; | YES, All RAM is   |
|    | :      |             | ; | cleared           |
|    |        |             |   |                   |

#### 6.5 <u>Table Pointer (TBLPTRL and</u> <u>TBLPTRH)</u>

File registers TBLPTRL and TBLPTRH form a 16-bit pointer to address the 64K program memory space. The table pointer is used by instructions TABLWT and TABLRD.

The TABLRD and the TABLWT instructions allow transfer of data between program and data space. The table pointer serves as the 16-bit address of the data word within the program memory. For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 7.0.

#### 6.6 <u>Table Latch (TBLATH, TBLATL)</u>

The table latch (TBLAT) is a 16-bit register, with TBLATH and TBLATL referring to the high and low bytes of the register. It is not mapped into data or program memory. The table latch is used as a temporary holding latch during data transfer between program and data memory (see descriptions of instructions TABLRD, TABLWT, TLRD and TLWT). For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 7.0.

#### 7.3 <u>Table Reads</u>

FIGURE 7-7:

The table read allows the program memory to be read. This allows constant data to be stored in the program memory space, and retrieved into data memory when needed. Example 7-2 reads the 16-bit value at program memory address TBLPTR. After the dummy byte has been read from the TABLATH, the TABLATH is loaded with the 16-bit data from program memory address TBLPTR + 1. The first read loads the data into the latch, and can be considered a dummy read (unknown data loaded into 'f'). INDF0 should be configured for either auto-increment or auto-decrement.

# + 1. The first read loads the data into TABLRD 0,1,INDF0 ; Read LO byte ; of TABLATCH and ; of TABLATCH and ; Update TABLATCH auto-increment or auto-decrement.

MOVLW

MOVWF

MOVLW

MOVWF

TLRD

TABLRD

EXAMPLE 7-2: TABLE READ

LOW (TBL\_ADDR)

TBLPTRH

TBLPTRL

0,0,DUMMY

1, INDF0

HIGH (TBL\_ADDR) ; Load the Table

;

;

;

;

address

; Dummy read,

; Read HI byte

; Updates TABLATCH

of TABLATCH

#### Q4 | AD15:AD0 Data in PC PC-TBL PC4 Instruction TABLRD INST (PC+1) INST (PC+2) fetched Instruction INST (PC-1) TABLRD cycle1 TABLRD cycle2 INST (PC+1) executed Data read cycle ALE ŌĒ $\overline{\mathsf{WR}}$

#### FIGURE 7-8: TABLRD TIMING (CONSECUTIVE TABLRD INSTRUCTIONS)



DS30412C-page 48

#### 12.1.3.1 PWM PERIODS

The period of the PWM1 output is determined by Timer1 and its period register (PR1). The period of the PWM2 output can be software configured to use either Timer1 or Timer2 as the time-base. When TM2PW2 bit (PW2DCL<5>) is clear, the time-base is determined by TMR1 and PR1. When TM2PW2 is set, the time-base is determined by Timer2 and PR2.

Running two different PWM outputs on two different timers allows different PWM periods. Running both PWMs from Timer1 allows the best use of resources by freeing Timer2 to operate as an 8-bit timer. Timer1 and Timer2 can not be used as a 16-bit timer if either PWM is being used.

The PWM periods can be calculated as follows:

period of PWM1 =[(PR1) + 1] x 4Tosc

period of PWM2 =[(PR1) + 1] x 4Tosc or [(PR2) + 1] x 4Tosc

The duty cycle of PWMx is determined by the 10-bit value DCx<9:0>. The upper 8-bits are from register PWxDCH and the lower 2-bits are from PWxDCL<7:6> (PWxDCH:PWxDCL<7:6>). Table 12-3 shows the maximum PWM frequency (FPWM) given the value in the period register.

The number of bits of resolution that the PWM can achieve depends on the operation frequency of the device as well as the PWM frequency (FPWM).

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log\left(2\right)} \quad \text{bits}$$

The PWMx duty cycle is as follows:

PWMx Duty Cycle =  $(DCx) \times TOSC$ 

where DCx represents the 10-bit value from PWxDCH:PWxDCL.

If DCx = 0, then the duty cycle is zero. If PRx = PWxDCH, then the PWM output will be low for one to four Q-clock (depending on the state of the PWxDCL<7:6> bits). For a Duty Cycle to be 100%, the PWxDCH value must be greater then the PRx value.

The duty cycle registers for both PWM outputs are double buffered. When the user writes to these registers, they are stored in master latches. When TMR1 (or TMR2) overflows and a new PWM period begins, the master latch values are transferred to the slave latches and the PWMx pin is forced high.

| Note: | For PW1DCH, PW1DCL, PW2DCH and                |
|-------|---|
|       | PW2DCL registers, a write operation           |
|       | writes to the "master latches" while a read   |
|       | operation reads the "slave latches". As a     |
|       | result, the user may not read back what       |
|       | was just written to the duty cycle registers. |

The user should also avoid any "read-modify-write" operations on the duty cycle registers, such as: ADDWF PW1DCH. This may cause duty cycle outputs that are unpredictable.

| TABLE 12-3: | PWM FREQUENCY vs.           |  |  |
|-------------|-----------------------------|--|--|
|             | <b>RESOLUTION AT 25 MHz</b> |  |  |

| PWM                    | Frequency (kHz) |       |         |       |       |
|------------------------|-----------------|-------|---------|-------|-------|
| Frequency              | 24.4            | 48.8  | 65.104  | 97.66 | 390.6 |
| PRx Value              | 0xFF            | 0x7F  | 0x5F    | 0x3F  | 0x0F  |
| High<br>Resolution     | 10-bit          | 9-bit | 8.5-bit | 8-bit | 6-bit |
| Standard<br>Resolution | 8-bit           | 7-bit | 6.5-bit | 6-bit | 4-bit |

#### 12.1.3.2 PWM INTERRUPTS

The PWM module makes use of TMR1 or TMR2 interrupts. A timer interrupt is generated when TMR1 or TMR2 equals its period register and is cleared to zero. This interrupt also marks the beginning of a PWM cycle. The user can write new duty cycle values before the timer roll-over. The TMR1 interrupt is latched into the TMR1IF bit and the TMR2 interrupt is latched into the TMR2IF bit. These flags must be cleared in software.

#### 12.1.3.3 EXTERNAL CLOCK SOURCE

The PWMs will operate regardless of the clock source of the timer. The use of an external clock has ramifications that must be understood. Because the external TCLK12 input is synchronized internally (sampled once per instruction cycle), the time TCLK12 changes to the time the timer increments will vary by as much as TCY (one instruction cycle). This will cause jitter in the duty cycle as well as the period of the PWM output.

This jitter will be  $\pm$ TCY, unless the external clock is synchronized with the processor clock. Use of one of the PWM outputs as the clock source to the TCLKx input, will supply a synchronized clock.

In general, when using an external clock source for PWM, its frequency should be much less than the device frequency (Fosc).

#### 13.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once synchronous mode is selected, reception is enabled by setting either the SREN (RCSTA<5>) bit or the CREN (RCSTA<4>) bit. Data is sampled on the RA4/RX/DT pin on the falling edge of the clock. If SREN is set, then only a single word is received. If CREN is set, the reception is continuous until CREN is reset. If both bits are set, then CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to RCREG (if it is empty). If the transfer is complete, the interrupt bit RCIF (PIR<0>) is set. The actual interrupt can be enabled/disabled by setting/clearing the RCIE (PIE<0>) bit. RCIF is a read only bit which is RESET by the hardware. In this case it is reset when RCREG has been read and is empty. RCREG is a double buffered register; i.e., it is a two deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR. On the clocking of the last bit of the third byte, if RCREG is still full, then the overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. RCREG can be read twice to retrieve the two bytes in the FIFO. The OERR bit has to be cleared in software. This is done by clearing the CREN bit. If OERR bit is set, transfers from RSR to RCREG are inhibited, so it is essential to clear OERR bit if it is set. The 9th receive bit is buffered the same way as the receive data. Reading the RCREG register will allow the RX9D and FERR bits to be loaded with values for the next received data: therefore, it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old FERR and RX9D information.

Steps to follow when setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. See Section 13.1 for details.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. If interrupts are desired, then set the RCIE bit.
- 4. If 9-bit reception is desired, then set the RX9 bit.
- 5. If a single reception is required, set bit SREN. For continuous reception set bit CREN.
- 6. The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit was set.
- 7. Read RCSTA to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading RCREG.
- 9. If any error occurred, clear the error by clearing CREN.

Note: To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.



#### FIGURE 13-11: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

#### FIGURE 14-3: CRYSTAL OPERATION, OVERTONE CRYSTALS (XT OSC CONFIGURATION)



#### TABLE 14-2: CAPACITOR SELECTION FOR CERAMIC RESONATORS

| Oscillator<br>Type | Resonator<br>Frequency         | Capacitor Range<br>C1 = C2               |
|--------------------|--------------------------------|--|
| LF                 | 455 kHz<br>2.0 MHz             | 15 - 68 pF<br>10 - 33 pF                 |
| ХТ                 | 4.0 MHz<br>8.0 MHz<br>16.0 MHz | 22 - 68 pF<br>33 - 100 pF<br>33 - 100 pF |

Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

#### **Resonators Used:**

| 455 kHz   | Panasonic EFO-A455K04B | ± 0.3% |  |
|---|------------------------|--------|--|
| 2.0 MHz   | Murata Erie CSA2.00MG  | ± 0.5% |  |
| 4.0 MHz   | Murata Erie CSA4.00MG  | ± 0.5% |  |
| 8.0 MHz   | Murata Erie CSA8.00MT  | ± 0.5% |  |
| 16.0 MHz Murata Erie CSA16.00MX ± 0.5%            |                        |        |  |
| Resonators used did not have built-in capacitors. |                        |        |  |

# TABLE 14-3:CAPACITOR SELECTION<br/>FOR CRYSTAL OSCILLATOR

| Osc<br>Type | Freq                  | C1             | C2             |
|-------------|-----------------------|----------------|----------------|
| LF          | 32 kHz <sup>(1)</sup> | 100-150 pF     | 100-150 pF     |
|             | 1 MHz                 | 10-33 pF       | 10-33 pF       |
|             | 2 MHz                 | 10-33 pF       | 10-33 pF       |
| XT          | 2 MHz                 | 47-100 pF      | 47-100 pF      |
|             | 4 MHz                 | 15-68 pF       | 15-68 pF       |
|             | 8 MHz <sup>(2)</sup>  | 15-47 pF       | 15-47 pF       |
|             | 16 MHz                | TBD            | TBD            |
|             | 25 MHz                | 15-47 pF       | 15-47 pF       |
|             | 32 MHz <sup>(3)</sup> | <sub>(3)</sub> | <sub>(3)</sub> |

Higher capacitance increases the stability of the oscillator but also increases the start-up time and the oscillator current. These values are for design guidance only. Rs may be required in XT mode to avoid overdriving the crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values for external components.

- Note 1: For VDD > 4.5V, C1 = C2  $\approx$  30 pF is recommended.
  - Rs of 330Ω is required for a capacitor combination of 15/15 pF.
  - 3: Only the capacitance of the board was present.

#### **Crystals Used:**

| 32.768 kHz | Epson C-001R32.768K-A | ± 20 PPM     |
|------------|-----------------------|--------------|
| 1.0 MHz    | ECS-10-13-1           | $\pm$ 50 PPM |
| 2.0 MHz    | ECS-20-20-1           | ± 50 PPM     |
| 4.0 MHz    | ECS-40-20-1           | ± 50 PPM     |
| 8.0 MHz    | ECS ECS-80-S-4        | ± 50 PPM     |
|            | ECS-80-18-1           |              |
| 16.0 MHz   | ECS-160-20-1          | TBD          |
| 25 MHz     | CTS CTS25M            | ± 50 PPM     |
| 32 MHz     | CRYSTEK HF-2          | ± 50 PPM     |

#### 14.2.3 EXTERNAL CLOCK OSCILLATOR

In the EC oscillator mode, the OSC1 input can be driven by CMOS drivers. In this mode, the OSC1/CLKIN pin is hi-impedance and the OSC2/CLK-OUT pin is the CLKOUT output (4 Tosc).

#### FIGURE 14-4: EXTERNAL CLOCK INPUT OPERATION (EC OSC CONFIGURATION)



# 15.0 INSTRUCTION SET SUMMARY

The PIC17CXX instruction set consists of 58 instructions. Each instruction is a 16-bit word divided into an OPCODE and one or more operands. The opcode specifies the instruction type, while the operand(s) further specify the operation of the instruction. The PIC17CXX instruction set can be grouped into three types:

- byte-oriented
- bit-oriented
- literal and control operations.

These formats are shown in Figure 15-1.

Table 15-1 shows the field descriptions for the opcodes. These descriptions are useful for understanding the opcodes in Table 15-2 and in each specific instruction descriptions.

**byte-oriented instructions**, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' = '0', the result is placed in the WREG register. If 'd' = '1', the result is placed in the file register specified by the instruction.

**bit-oriented instructions**, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

**literal and control operations**, 'k' represents an 8- or 11-bit constant or literal value.

The instruction set is highly orthogonal and is grouped into:

- · byte-oriented operations
- bit-oriented operations
- · literal and control operations

All instructions are executed within one single instruction cycle, unless:

- a conditional test is true
- the program counter is changed as a result of an instruction
- a table read or a table write instruction is executed (in this case, the execution takes two instruction cycles with the second cycle executed as a NOP)

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 25 MHz, the normal instruction execution time is 160 ns. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 320 ns.

#### TABLE 15-1: OPCODE FIELD DESCRIPTIONS

| Field         | Description  |
|---------------|--|
| f             | Register file address (00h to FFh)   |
| р             | Peripheral register file address (00h to 1Fh)  |
| i             | Table pointer control i = '0' (do not change)<br>i = '1' (increment after instruction execution)   |
| t             | Table byte select $t = '0'$ (perform operation on lower<br>byte)<br>t = '1' (perform operation on upper byte literal field,<br>constant data)  |
| WREG          | Working register (accumulator)   |
| b             | Bit address within an 8-bit file register  |
| k             | Literal field, constant data or label  |
| x             | Don't care location (= '0' or '1')<br>The assembler will generate code with $x = '0'$ . It is<br>the recommended form of use for compatibility with<br>all Microchip software tools. |
| d             | Destination select<br>0 = store result in WREG<br>1 = store result in file register f<br>Default is d = '1'  |
| u             | Unused, encoded as '0'   |
| S             | Destination select<br>0 = store result in file register f and in the WREG<br>1 = store result in file register f<br>Default is s = '1'   |
| label         | Label name   |
| C,DC,<br>Z,OV | ALU status bits Carry, Digit Carry, Zero, Overflow   |
| GLINTD        | Global Interrupt Disable bit (CPUSTA<4>)   |
| TBLPTR        | Table Pointer (16-bit)   |
| TBLAT         | Table Latch (16-bit) consists of high byte (TBLATH) and low byte (TBLATL)  |
| TBLATL        | Table Latch low byte   |
| TBLATH        | Table Latch high byte  |
| TOS           | Top of Stack   |
| PC            | Program Counter  |
| BSR           | Bank Select Register   |
| WDT           | Watchdog Timer Counter   |
| TO            | Time-out bit   |
| PD            | Power-down bit   |
| dest          | Destination either the WREG register or the speci-<br>fied register file location  |
| []            | Options  |
| ()            | Contents   |
| $\rightarrow$ | Assigned to  |
| <>            | Register bit field   |
| E             | In the set of  |
| italics       | User defined term (font is courier)  |

| CPFSEQ Compare f wit<br>skip if f = WR   |  | f with WREC<br>WREG   | Э,   | CPF                         | SGT  | Compare f with WREG,<br>skip if f > WREG   |                              |   |  |  |
|--|--|---|--|-----------------------------|--|--|------------------------------|---|--|--|
| Syntax:  | Syntax: [label] CPFSEQ f   |   | Syn  | tax:                        | [label] (                                      | [label] CPFSGT f   |                              |   |  |  |
| Operands: $0 \le f \le 255$  |  | Ope   | erands:  | $0 \le f \le 255$           |  |  |                              |   |  |  |
| Operation:   | (f) – (WRE)<br>skip if (f) =<br>(unsigned o  | G),<br>(WREG)<br>comparison)  |  | Оре                         | eration:                                       | (f) – (WRE0<br>skip if (f) ><br>(unsigned o  | G),<br>(WREG)<br>comparison) |   |  |  |
| Status Affecte   | ed: None   |   |  | Stat                        | us Affected:                                   | None   |                              |   |  |  |
| Encoding:  | 0011   | 0001 fff  | f ffff   | Enc                         | oding:   | 0011   | 0010 ff                      | ff ffff   |  |  |
| Description:   | Compares<br>location 'f' t<br>performing<br>If 'f' = WRE<br>tion is disca<br>cuted inste<br>instruction. | the contents of<br>o the contents<br>an unsigned s<br>G then the fetc<br>arded and an N<br>ad making this | data memory<br>of WREG by<br>ubtraction.<br>hed instruc-<br>IOP is exe-<br>a two-cycle | Des                         | cription:                                      | Compares the contents of data in<br>location 'f' to the contents of the<br>by performing an unsigned subtri-<br>lf the contents of 'f' > the conten<br>WREG then the fetched instruct<br>discarded and an NOP is execu-<br>instead making this a two-cycle |                              | f data memory<br>of the WREG<br>ed subtraction.<br>contents of<br>nstruction is<br>executed<br>o-cycle instruc- |  |  |
| Words:   | 1  |   |  | Wor                         | de   | 1  |                              |   |  |  |
| Cycles:  | 1 (2)  |   |  |                             | us.  | 1 (2)  |                              |   |  |  |
| Q Cycle Activ  | ity:   |   |  |                             | velo Activity:                                 | 1 (2)  |                              |   |  |  |
| Q1   | Q2   | Q3  | Q4   | QU                          |  | 02   | 03                           | 04  |  |  |
| Decode   | e Read<br>register 'f'   | Execute   | NOP  |                             | Decode   | Read   | Execute                      | NOP   |  |  |
| If skip:   |  |   |  | lf sk                       | in:  | register i   |                              |   |  |  |
| Q1   | Q2   | Q3  | Q4   |                             | Q1   | Q2   | Q3                           | Q4  |  |  |
| Forced N   | OP NOP   | Execute   | NOP  |                             | Forced NOP                                     | NOP  | Execute                      | NOP   |  |  |
| Example: HERE CPFSEQ REG<br>NEQUAL :<br>EQUAL :  |  | <u>Exa</u>  | mple:  | HERE<br>NGREATER<br>GREATER | CPFSGT RI<br>:<br>:                            | EG   |                              |   |  |  |
| Before Instruction<br>PC Address = HERE<br>WREG = ?<br>REG = ?<br>After Instruction<br>If REG = WREG;<br>PC = Address (EQUAL)<br>If REG ≠ WREG;<br>PC = Address (NEQUAL) |  |   |  | Before Instru<br>PC<br>WREG | iction<br>= Ac<br>= ?                          | dress (HERE)   | )                            |   |  |  |
|  |  |   | After Instruct<br>If REG<br>PC<br>If REG<br>PC   | tion                        | REG;<br>Idress (great<br>REG;<br>Idress (ngrea | TER )<br>ATER )  |                              |   |  |  |

NOTES:

## Applicable Devices 42 R42 42A 43 R43 44

## 17.1 DC CHARACTERISTICS:

## PIC17C42-16 (Commercial, Industrial) PIC17C42-25 (Commercial, Industrial)

|                  | Standard<br>Operating | d Opera<br>g tempe   | <b>ating C</b><br>erature | Conditior | is (unless otherwise stated) |   |   |  |
|------------------|-----------------------|--|---------------------------|-----------|------------------------------|---|---|--|
| DC CHARA         | STICS                 |  |                           |           | -40°C                        | $\leq$ TA $\leq$ +85°C for industrial and |   |  |
|                  |                       |  |                           |           |                              | 0°C                                       | $\leq$ TA $\leq$ +70°C for commercial               |  |
| Parameter<br>No. | Sym                   | Characteristic   | Min                       | Тур†      | Max                          | Units                                     | Conditions  |  |
| D001             | Vdd                   | Supply Voltage   | 4.5                       | _         | 5.5                          | V   |   |  |
| D002             | Vdr                   | RAM Data Retention<br>Voltage (Note 1)                           | 1.5 *                     | -         | Ι                            | V   | Device in SLEEP mode                                |  |
| D003             | VPOR                  | VDD start voltage to<br>ensure internal<br>Power-on Reset signal | _                         | Vss       | _                            | V   | See section on Power-on Reset for details           |  |
| D004             | Svdd                  | VDD rise rate to<br>ensure internal<br>Power-on Reset signal     | 0.060*                    | _         | _                            | mV/ms                                     | See section on Power-on Reset for details           |  |
| D010             | IDD                   | Supply Current   | -                         | 3         | 6                            | mA  | Fosc = 4 MHz (Note 4)                               |  |
| D011             |                       | (Note 2)   | -                         | 6         | 12 *                         | mA  | Fosc = 8 MHz  |  |
| D012             |                       |  | -                         | 11        | 24 *                         | mA  | Fosc = 16 MHz                                       |  |
| D013             |                       |  | -                         | 19        | 38                           | mA  | Fosc = 25 MHz                                       |  |
| D014             |                       |  | _                         | 95        | 150                          | μA  | Fosc = 32 kHz<br>WDT enabled (EC osc configuration) |  |
| D020             | IPD                   | Power-down Current   | -                         | 10        | 40                           | μA  | VDD = 5.5V, WDT enabled                             |  |
| D021             |                       | (Note 3)   | -                         | < 1       | 5                            | μA  | VDD = 5.5V, WDT disabled                            |  |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or VSS, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads need to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as:  $VDD / (2 \cdot R)$ . For capacitive loads, The current can be estimated (for an individual I/O pin) as (CL  $\cdot VDD$ )  $\cdot f$ 

CL = Total capacitive load on the I/O pin; f = average frequency on the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

# Applicable Devices 42 R42 42A 43 R43 44







FIGURE 18-6: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD

# Applicable Devices 42 R42 42A 43 R43 44



# TABLE 19-11: MEMORY INTERFACE WRITE REQUIREMENTS (NOT SUPPORTED IN PIC17LC4X DEVICES)

| Parameter<br>No. | Sym      | Characteristic   | Min          | Тур†      | Max | Units | Conditions |
|------------------|----------|--|--------------|-----------|-----|-------|------------|
| 150              | TadV2alL | AD<15:0> (address) valid to ALE↓<br>(address setup time)       | 0.25Tcy - 10 | _         | _   | ns    |            |
| 151              | TalL2adl | ALE↓ to address out invalid<br>(address hold time)             | 0            | _         | _   | ns    |            |
| 152              | TadV2wrL | Data out valid to $\overline{WR} \downarrow$ (data setup time) | 0.25Tcy - 40 | —         | _   | ns    |            |
| 153              | TwrH2adl | WR <sup>↑</sup> to data out invalid<br>(data hold time)        | _            | 0.25Tcy § | _   | ns    |            |
| 154              | TwrL     | WR pulse width   | _            | 0.25TCY § | _   | ns    |            |

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

# Applicable Devices 42 R42 42A 43 R43 44







FIGURE 20-6: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD

| Peripherals Features | Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sources<br>Sou | 13 2.5-6.0 — 18-pin DIP, SOIC; 20-pin SSOP | 13 2.5-6.0 — 18-pin DIP, SOIC; 20-pin SSOP | 13 2.5-6.0 — 18-pin DIP, SOIC; 20-pin SSOP | 13 2.5-6.0 Yes 18-pin DIP, SOIC; 20-pin SSOP | 13 2.5-6.0 Yes 18-pin DIP, SOIC; 20-pin SSOP | 13 2.5-6.0 Yes 18-pin DIP, SOIC; 20-pin SSOP | tchdog Timer, selectable code protect and high I/O |
|----------------------|--|--|--|--|--|--|--|--|
|                      |  | ю  | m  | ო  | 4  | 4  | 4  | able Wa  |
| ory                  | (S)+0,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B  | Ι  | 1  | I  | Yes  | Yes  | Yes  | selecta  |
| Mem                  | Contraction of the second  | Ι  | I  | I  | 2  | 2  | 2  | Reset,   |
| Clock                | Louge of the second sec   | TMR0                                       | TMR0                                       | TMR0                                       | TMR0   | TMR0   | TMR0   | Power-on   |
|                      |  | 80   | 80   | 128  | 80   | 80   | 128  | es have  |
|                      | TO BROAT HALL  | 512  | ź  | 2K   | 512  | 1<br>K                                       | 2K   | nily device  |
|                      | 1.4 CM   | 20   | 20   | 20   | 20   | 20   | 20   | '17 Fan  |
|                      |  | PIC16C554                                  | PIC16C556                                  | PIC16C558                                  | PIC16C620                                    | PIC16C621                                    | PIC16C622                                    | All PIC16/   |

current capability. All PIC16C6XXX Family devices use serial programming with clock pin RB6 and data pin RB7.

DS30412C-page 215

# E.8 PIC17CXX Family of Devices

| Features | Storigonistics and stores              | 40-pin DIP;<br>44-pin PLCC, MQFP | 40-pin DIP;<br>44-pin PLCC, TQFP, MQFP | and high I/O current capability. |
|----------|--|----------------------------------|--|--|--|--|--|----------------------------------|
|          | Source and the second                  | 55                               | 58                                     | 58                                     | 58                                     | 58                                     | 58                                     | rotect                           |
|          | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | 4.5-5.5                          | 2.5-6.0                                | 2.5-6.0                                | 2.5-6.0                                | 2.5-6.0                                | 2.5-6.0                                | le code p                        |
|          | \$407142 107412                        | 33                               | 33                                     | 33                                     | 33                                     | 33                                     | 33                                     | electab                          |
| als      | Tourne star                            | 11                               | 1                                      | 1                                      | 1                                      | ;                                      | 11                                     | ner, se                          |
| eripher  | Total Science in the second            | Yes                              | Yes                                    | Yes                                    | Yes                                    | Yes                                    | Yes                                    | dog Tir                          |
| Pe       | Stop .                                 | Ι                                | Yes                                    | Yes                                    | Yes                                    | Yes                                    | Yes                                    | Natcho                           |
| ,        |  | Yes                              | Yes                                    | Yes                                    | Yes                                    | Yes                                    | Yes                                    | ectable \                        |
| lome     |  | 2                                | N                                      | N                                      | N                                      | 2                                      | 2                                      | et, s€                           |
| Me       | Self Thomas                            | 1, 2<br>13                       | 3, 2                                   | 3, 2                                   | 3, 2                                   | 3, 2                                   | 3<br>13<br>13                          | Res.                             |
| Clock    | SOONS COUPER LIP                       | TMR0,TMR<br>TMR2,TMR             | TMR0,TMR<br>TMR2,TMR                   | TMR0,TMR<br>TMR2,TMR                   | TMR0,TMR<br>TMR2,TMR                   | TMR0,TMR<br>TMR2,TMR                   | TMR0,TMR<br>TMR2,TMR                   | /e Power-or                      |
|          |  | 232                              | 232                                    | 232                                    | 454                                    | 454                                    | 454                                    | ces hav                          |
|          | 5-0-T-24-877 40-2-2-                   | Ι                                | I                                      | 2K                                     | I                                      | <del>4</del>                           |  | ly devi                          |
|          | Sold Harris                            | 2K                               | ξ.                                     | I                                      | ¥                                      | I                                      | æ                                      | 7 Fami                           |
|          |  | 25                               | 25                                     | 25                                     | 25                                     | 25                                     | 25                                     | IC16/1                           |
|          |  | PIC17C42                         | PIC17C42A                              | PIC17CR42                              | PIC17C43                               | PIC17CR43                              | PIC17C44                               | AII P                            |

#### PIC17C4X Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

| PART NO. – XX X /XX XXX                      |          |   |   | Exa | amples  |
|--|----------|---|---|-----|---|
|  | Pattern: | QTP, SQTP, ROM Code (factory specified) or<br>Special Requirements. Blank for OTP and<br>Windowed devices |   |     | PIC17C42 – 16/P<br>Commercial Temp.,<br>PDIP package.                                   |
|  | Package: | P<br>JW<br>PQ<br>PT<br>L  | <ul> <li>PDIP</li> <li>Windowed CERDIP</li> <li>PDIP (600 mil)</li> <li>MQFP</li> <li>TQFP</li> <li>PLCC</li> </ul> | b)  | 16 MHZ,<br>normal VDD limits<br>PIC17LC44 – 08/PT<br>Commercial Temp.,<br>TQFP package, |
| Temperature<br>Range:<br>Frequency<br>Range: |          | –<br>I<br>08<br>16<br>25<br>33  | = 0°C to +70°C<br>= -40°C to +85°C<br>= 8 MHz<br>= 16 MHz<br>= 25 Mhz<br>= 33 Mhz                                   | c)  | 8MHz,<br>extended VDD limits<br>PIC17C43 – 25I/P<br>Industrial Temp.,<br>PDIP package,  |
|  | Device:  | PIC17C44<br>PIC17C44T<br>PIC17LC44  | : Standard Vdd range<br>: (Tape and Reel)<br>: Extended Vdd range   |     | 25 MHz,<br>normal VDD limits  |

Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office (see below)

2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277

3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.

<sup>© 1996</sup> Microchip Technology Inc.