



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	16KB (8K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	44-MQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c44t-25-pq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC17C4X can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC17C4X uses a modified Harvard architecture. This architecture has the program and data accessed from separate memories. So the device has a program memory bus and a data memory bus. This improves bandwidth over traditional von Neumann architecture, where program and data are fetched from the same memory (accesses over the same bus). Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. PIC17C4X opcodes are 16-bits wide, enabling single word instructions. The full 16-bit wide program memory bus fetches a 16-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions. Consequently, all instructions execute in a single cycle (121 ns @ 33 MHz), except for program branches and two special instructions that transfer data between program and data memory.

The PIC17C4X can address up to 64K x 16 of program memory space.

The **PIC17C42** and **PIC17C42A** integrate 2K x 16 of EPROM program memory on-chip, while the **PIC17CR42** has 2K x 16 of ROM program memory on-chip.

The **PIC17C43** integrates 4K x 16 of EPROM program memory, while the **PIC17CR43** has 4K x 16 of ROM program memory.

The **PIC17C44** integrates 8K x 16 EPROM program memory.

Program execution can be internal only (microcontroller or protected microcontroller mode), external only (microprocessor mode) or both (extended microcontroller mode). Extended microcontroller mode does not allow code protection.

The PIC17CXX can directly or indirectly address its register files or data memory. All special function registers, including the Program Counter (PC) and Working Register (WREG), are mapped in the data memory. The PIC17CXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC17CXX simple yet efficient. In addition, the learning curve is reduced significantly.

One of the PIC17CXX family architectural enhancements from the PIC16CXX family allows two file registers to be used in some two operand instructions. This allows data to be moved directly between two registers without going through the WREG register. This increases performance and decreases program memory usage. The PIC17CXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift, and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature.

The WREG register is an 8-bit working register used for ALU operations.

All PIC17C4X devices (except the PIC17C42) have an 8 x 8 hardware multiplier. This multiplier generates a 16-bit result in a single cycle.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

Although the ALU does not perform signed arithmetic, the Overflow bit (OV) can be used to implement signed math. Signed arithmetic is comprised of a magnitude and a sign bit. The overflow bit indicates if the magnitude overflows and causes the sign bit to change state. Signed math can have greater than 7-bit values (magnitude), if more than one byte is used. The use of the overflow bit only operates on bit6 (MSb of magnitude) and bit7 (sign bit) of the value in the ALU. That is, the overflow bit is not useful if trying to implement signed math where the magnitude, for example, is 11-bits. If the signed math values are greater than 7-bits (15-, 24or 31-bit), the algorithm must ensure that the low order bytes ignore the overflow status bit.

Care should be taken when adding and subtracting signed numbers to ensure that the correct operation is executed. Example 3-1 shows an item that must be taken into account when doing signed arithmetic on an ALU which operates as an unsigned machine.

EXAMPLE 3-1: SIGNED MATH

Hex Value	Signed Value Math	Unsigned Value Math
FFh	-127	255
<u>+ 01h</u>	<u>+ 1</u>	<u>+ 1</u>
= ?	= -126 (FEh)	= 0 (00h); Carry bit = 1
		curry pro - r

Signed math requires the result in REG to be FEh (-126). This would be accomplished by subtracting one as opposed to adding one.

Simplified block diagrams are shown in Figure 3-1 and Figure 3-2. The descriptions of the device pins are listed in Table 3-1.

© 1996 Microchip Technology Inc.

3.1 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3, and Q4. Internally, the program counter (PC) is incremented every Q1, and the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 3-3.

3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3, and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g.GOTO) then two cycles are required to complete the instruction (Example 3-2).

A fetch cycle begins with the program counter incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



FIGURE 3-3: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-2: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

9.4 PORTD and DDRD Registers

PORTD is an 8-bit bi-directional port. The corresponding data direction register is DDRD. A '1' in DDRD configures the corresponding port pin as an input. A '0' in the DDRC register configures the corresponding port pin as an output. Reading PORTD reads the status of the pins, whereas writing to it will write to the port latch. PORTD is multiplexed with the system bus. When operating as the system bus, PORTD is the high order byte of the address/data bus (AD15:AD8). The timing for the system bus is shown in the Electrical Characteristics section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 9-3 shows the instruction sequence to initialize PORTD. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized.

EXAMPLE 9-3: INITIALIZING PORTD

MOVLB	1	;	Select Bank 1
CLRF	PORTD	;	Initialize PORTD data
		;	latches before setting
		;	the data direction
		;	register
MOVLW	0xCF	;	Value used to initialize
		;	data direction
MOVWF	DDRD	;	Set RD<3:0> as inputs
		;	RD<5:4> as outputs
		;	RD<7:6> as inputs





NOTES:





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
05h, Unbanked	TOSTA	INTEDG	T0SE	TOCS	PS3	PS2	PS1	PS0		0000 000-	0000 000-
06h, Unbanked	CPUSTA	—	_	STKAV	GLINTD	TO	PD	_	_	11 11	11 qq
07h, Unbanked	INTSTA	PEIF	TOCKIF	T0IF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
0Bh, Unbanked TMR0L TMR0 register; low byte										xxxx xxxx	uuuu uuuu
0Ch, Unbanked TMR0H TMR0 register; high byte xxxx xxxx u										uuuu uuuu	

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', g - value depends on condition, Shaded cells are not used by Timer0. Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

12.2.2 DUAL CAPTURE REGISTER MODE

This mode is selected by setting CA1/PR3. A block diagram is shown in Figure 12-8. In this mode, TMR3 runs without a period register and increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 interrupt Flag (TMR3IF) is set on this roll over. The TMR3IF bit must be cleared in software.

Registers PR3H/CA1H and PR3L/CA1L make a 16-bit capture register (Capture1). It captures events on pin RB0/CAP1. Capture mode is configured by the CA1ED1 and CA1ED0 bits. Capture1 Interrupt Flag bit (CA1IF) is set on the capture event. The corresponding interrupt mask bit is CA1IE. The Capture1 Overflow Status bit is CA1OVF.

The Capture2 overflow status flag bit is double buffered. The master bit is set if one captured word is already residing in the Capture2 register and another "event" has occurred on the RB1/CA2 pin. The new event will not transfer the TMR3 value to the capture register which protects the previous unread capture value. When the user reads both the high and the low bytes (in any order) of the Capture2 register, the master overflow bit is transferred to the slave overflow bit (CA2OVF) and then the master bit is reset. The user can then read TCON2 to determine the value of CA2OVF.

The operation of the Capture1 feature is identical to Capture2 (as described in Section 12.2.1).





TABLE 12-5: REGISTERS ASSOCIATED WITH CAPTURE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
12h, Bank 2	TMR3L	TMR3 reg	ister; low by	/te						xxxx xxxx	uuuu uuuu
13h, Bank 2	TMR3H	TMR3 reg	ister; high b	oyte						xxxx xxxx	uuuu uuuu
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	T0IE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	—	_	STKAV	GLINTD	TO	PD	—	—	11 11	11 qq
16h, Bank 2	PR3L/CA1L	Timer3 pe	riod registe	r, low byte/ca	apture1 regis	ter, low byte	e			xxxx xxxx	uuuu uuuu
17h, Bank 2	PR3H/CA1H	Timer3 pe	riod registe		xxxx xxxx	uuuu uuuu					
14h, Bank 3	CA2L	Capture2	low byte							xxxx xxxx	uuuu uuuu
15h, Bank 3	CA2H	Capture2	high byte		xxxx xxxx	uuuu uuuu					

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q - value depends on condition, shaded cells are not used by Capture.

Note 1: Other (non power-up) resets include: external reset through MCLR and WDT Timer Reset.

14.3 Watchdog Timer (WDT)

The Watchdog Timer's function is to recover from software malfunction. The WDT uses an internal free running on-chip RC oscillator for its clock source. This does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLK-OUT pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation and SLEEP mode, a WDT time-out generates a device RESET. The WDT can be permanently disabled by programming the configuration bits WDTPS1:WDTPS0 as '00' (Section 14.1).

Under normal operation, the WDT must be cleared on a regular interval. This time is less the minimum WDT overflow time. Not clearing the WDT in this time frame will cause the WDT to overflow and reset the device.

14.3.1 WDT PERIOD

The WDT has a nominal time-out period of 12 ms, (with postscaler = 1). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a postscaler with a division ratio of up to 1:256 can be assigned to the WDT. Thus, typical time-out periods up to 3.0 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler (if assigned to the WDT) and prevent it from timing out thus generating a device RESET condition.

The $\overline{\text{TO}}$ bit in the CPUSTA register will be cleared upon a WDT time-out.

14.3.2 CLEARING THE WDT AND POSTSCALER

The WDT and postscaler are cleared when:

- The device is in the reset state
- A SLEEP instruction is executed
- A CLRWDT instruction is executed
- Wake-up from SLEEP by an interrupt

The WDT counter/postscaler will start counting on the first edge after the device exits the reset state.

14.3.3 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT postscaler) it may take several seconds before a WDT time-out occurs.

The WDT and postscaler is the Power-up Timer during the Power-on Reset sequence.

14.3.4 WDT AS NORMAL TIMER

When the WDT is selected as a normal timer, the clock source is the device clock. Neither the WDT nor the postscaler are directly readable or writable. The overflow time is 65536 Tosc cycles. On overflow, the $\overline{\text{TO}}$ bit is cleared (device is not reset). The CLRWDT instruction can be used to set the $\overline{\text{TO}}$ bit. This allows the WDT to be a simple overflow timer. When in sleep, the WDT does not increment.

FIGURE 14-8: WATCHDOG TIMER BLOCK DIAGRAM



TABLE 14-4: REGISTERS/BITS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
—	Config	-	PM1	-	PM0	WDTPS1	WDTPS0	FOSC1	FOSC0	(Note 2)	(Note 2)
06h, Unbanked	CPUSTA			STKAV	GLINTD	TO	PD		—	11 11	11 qq

Legend: - = unimplemented read as '0', q - value depends on condition, shaded cells are not used by the WDT.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

2: This value will be as the device was programmed, or if unprogrammed, will read as all '1's.

MOVFP	Move f to	р		MOVLB	Move Lite	eral to low i	nibble in BSR
Syntax:	[<i>label</i>] N	IOVFP f,p		Syntax:	[label]	MOVLB k	
Operands:	0 ≤ f ≤ 255	5		Operands:	$0 \le k \le 15$	5	
	$0 \le p \le 31$			Operation:	k ightarrow (BSR	(<3:0>)	
Operation:	$(f) \to (p)$			Status Affected:	None		
Status Affected:	None			Encoding:	1011	1000 ui	uuu kkkk
Encoding:	011p	pppp ff	ff ffff	Description:	The four bi	t literal 'k' is lo	baded in the
Description:	to data mer can be any	mory location ' where in the 2	nory location 'f' p'. Location 'f' 56 word data 'p' can be 00h		low 4-bits of are affected is unchang	of the Bank Se	
		'f' can be WR	EG (a useful	Words:	1		
	special situ	,	ful for transfer-	Cycles:	1		
			on to a periph-	Q Cycle Activity:			
			transmit buffer	Q1	Q2	Q3	Q4
	indirectly a	ort). Both 'f' an ddressed.	d p can be	Decode	Read	Execute	Write literal
Words:	1				literal 'u:k'		'k' to BSR<3:0>
Cycles:	1			Example:	MOVLB	0x5	
Q Cycle Activity	:			Before Instru	uction		
Q1	Q2	Q3	Q4	BSR reg	ister = 0x	:22	
Decode	Read register 'f'	Execute	Write register 'p'	After Instruc BSR reg		:25	
Example:	MOVFP I	REG1, REG2		Note: For th	ne PIC17C42	2, only the lo	ow four bits of
Before Insti REG1 REG2		33, 11			BSR registe ed. The uppe		sically imple- ead as '0'.
After Instru REG1		33,					

REG2

0x33

=

XORLW	Exclusive OR Literal with	XORWF	Exclusive OR WREG with f
	WREG	Syntax:	[label] XORWF f,d
Syntax:	[<i>label</i>] XORLW k	Operands:	$0 \le f \le 255$
Operands:	$0 \le k \le 255$		d ∈ [0,1]
Operation:	(WREG) .XOR. $k \rightarrow (WREG)$	Operation:	(WREG) .XOR. (f) \rightarrow (dest)
Status Affected:	Z	Status Affected:	Z
Encoding:	1011 0100 kkkk kkkk	Encoding:	0000 110d ffff ffff
Description:	The contents of WREG are XOR'ed with the 8-bit literal 'k'. The result is placed in WREG.	Description:	Exclusive OR the contents of WREG with register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in the register 'f'.
Words:	1	Words:	1
Cycles:	1	Cycles:	1
Q Cycle Activity:		Q Cycle Activity:	
Q1	Q2 Q3 Q4	Q1	Q2 Q3 Q4
Decode	ReadExecuteWrite toliteral 'k'WREG	Decode	Read Execute Write to register 'f' destination
Example:	XORLW 0xAF	L	
Before Instruc	ction	Example:	XORWF REG, 1
After Instructi	= 0xB5 on = 0x1A	Before Instru REG WREG	ction = 0xAF = 0xB5
		After Instruct REG WREG	ion = 0x1A = 0xB5

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 17-7: CAPTURE TIMINGS



TABLE 17-7: CAPTURE REQUIREMENTS

Parameter							
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
50	TccL	Capture1 and Capture2 input low time	10 *	—	—	ns	
51	TccH	Capture1 and Capture2 input high time	10 *	—	_	ns	
52	TccP	Capture1 and Capture2 input period	<u>2 Tcy</u> § N	—	—	ns	N = prescale value (4 or 16)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 17-8: PWM TIMINGS



TABLE 17-8: PWM REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
53	TccR	PWM1 and PWM2 output rise time		10 *	35 *§	ns	
54	TccF	PWM1 and PWM2 output fall time	—	10 *	35 *§	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 17-12: MEMORY INTERFACE READ TIMING



Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tcy - 30		_	ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	5*		_	ns	
160	TadZ2oeL	AD<15:0> high impedance to $\overline{OE}\downarrow$	0*	_	—	ns	
161	ToeH2adD	OE↑ to AD<15:0> driven	0.25Tcy - 15	_	_	ns	
162	TadV2oeH	Data in valid before OE↑ (data setup time)	35	_	_	ns	
163	ToeH2adl	OE to data in invalid (data hold time)	0	_	_	ns	
164	TalH	ALE pulse width	_	0.25Tcy §	—	ns	
165	ToeL	OE pulse width	0.5Tcy - 35 §	_	_	ns	
166	TalH2alH	ALE [↑] to ALE [↑] (cycle time)	—	TCY §	—	ns	
167	Tacc	Address access time	—	_	0.75 Tcy-40	ns	
168	Тое	Output enable access time (OE low to Data Valid)	-	_	0.5 TCY - 60	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification guaranteed by design.

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 20-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



FIGURE 20-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD











21.2 <u>40-Lead Plastic Dual In-line (600 mil)</u>



Package Group: Plastic Dual In-Line (PLA)						
	Millimeters			Inches		
Symbol	Min	Мах	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
Α	_	5.080		_	0.200	
A1	0.381	_		0.015	_	
A2	3.175	4.064		0.125	0.160	
В	0.355	0.559		0.014	0.022	
B1	1.270	1.778	Typical	0.050	0.070	Typical
С	0.203	0.381	Typical	0.008	0.015	Typical
D	51.181	52.197		2.015	2.055	
D1	48.260	48.260	Reference	1.900	1.900	Reference
E	15.240	15.875		0.600	0.625	
E1	13.462	13.970		0.530	0.550	
e1	2.489	2.591	Typical	0.098	0.102	Typical
eA	15.240	15.240	Reference	0.600	0.600	Reference
eB	15.240	17.272		0.600	0.680	
L	2.921	3.683		0.115	0.145	
N	40	40		40	40	
S	1.270	_		0.050	_	
S1	0.508	-		0.020	_	

21.3 44-Lead Plastic Leaded Chip Carrier (Square)



	Package Group: Plastic Leaded Chip Carrier (PLCC)					
	Millimeters			Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
А	4.191	4.572		0.165	0.180	
A1	2.413	2.921		0.095	0.115	
D	17.399	17.653		0.685	0.695	
D1	16.510	16.663		0.650	0.656	
D2	15.494	16.002		0.610	0.630	
D3	12.700	12.700	Reference	0.500	0.500	Reference
E	17.399	17.653		0.685	0.695	
E1	16.510	16.663		0.650	0.656	
E2	15.494	16.002		0.610	0.630	
E3	12.700	12.700	Reference	0.500	0.500	Reference
Ν	44	44		44	44	
CP	_	0.102		_	0.004	
LT	0.203	0.381		0.008	0.015	

E.6 **PIC16C8X Family of Devices**



÷ Note



E.7 <u>PIC16C9XX Family Of Devices</u>

Delay From External Clock Edge	68
Development Support	
Development Tools	
Device Drawings	
44-Lead Plastic Surface Mount (MQFP	
10x10 mm Body 1.6/0.15 mm Lead Form)	209
DIGIT BORROW	9
Digit Carry (DC)	9
Duty Cycle	75

Ε

Electrical Characteristics
PIC17C42
Absolute Maximum Ratings147
Capture Timing159
CLKOUT and I/O Timing 156
DC Characteristics149
External Clock Timing155
Memory Interface Read Timing 162
Memory Interface Write Timing
PWM Timing159
RESET, Watchdog Timer, Oscillator Start-up
Timer and Power-up Timer157
Timer0 Clock Timings158
Timer1, Timer2 and Timer3 Clock Timing 158
USART Module, Synchronous Receive160
USART Module, Synchronous Transmission 160
PIC17C43/44
Absolute Maximum Ratings175
Capture Timing188
CLKOUT and I/O Timing 185
DC Characteristics177
External Clock Timing184
Memory Interface Read Timing191
Memory Interface Write Timing
Parameter Measurement Information183
RESET, Watchdog Timer, Oscillator Start-up
Timer and Power-up Timer Timing
Timer0 Clock Timing187
Timer1, Timer2 and Timer3 Clock Timing 187
Timing Parameter Symbology182
USART Module Synchronous Receive
Timing189
USART Module Synchronous Transmission
Timing189
EPROM Memory Access Time Order Suffix
Extended Microcontroller
Extended Microcontroller Mode31
External Memory Interface
External Program Memory Waveforms

F

Family of Devices	6
PIC14000	
PIC16C5X	
PIC16CXXX	215
PIC16C6X	216
PIC16C7X	
PIC16C8X	218
PIC16C9XX	
PIC17CXX	
FERR	
FOSC0	

FOSC1	
FS0	36
FS1	36
FS2	36
FS3	36
FSR0	34, 40
FSR1	
Fuzzy Logic Dev. System (fuzzyTECH [®] -MP)	143, 145

G

General Format for Instructions 108
General Purpose RAM
General Purpose RAM Bank 42
General Purpose Register (GPR) 32
GLINTD 25, 37, 78, 105
GOTO
GPR (General Purpose Register) 32
Graphs
ЮН vs. VOH, VDD = 3V 170, 200
ЮН vs. VOH, VDD = 5V 171, 201
IOL vs. VOL, VDD = 3V 171, 201
IOL vs. VOL, VDD = 5V 172, 202
Maximum IDD vs. Frequency
(External Clock 125°C to -40°C) 167, 197
Maximum IPD vs. VDD Watchdog Disabled 168, 198
Maximum IPD vs. VDD Watchdog Enabled 169, 199
RC Oscillator Frequency vs.
VDD (Cext = 100 pF) 164, 194
RC Oscillator Frequency vs.
VDD (Cext = 22 pF) 164, 194
RC Oscillator Frequency vs.
VDD (Cext = 300 pF)
Transconductance of LF Oscillator vs.VDD 166, 196
Transconductance of XT Oscillator vs. VDD 166, 196
Typical IDD vs. Frequency
(External Clock 25°C)
Typical IPD vs. VDD Watchdog Disabled 25°C . 168, 198
Typical IPD vs. VDD Watchdog Enabled 25°C 169, 199
Typical RC Oscillator vs. Temperature
VTH (Input Threshold Voltage) of I/O Pins vs.
VDD
VTH (Input Threshold Voltage) of OSC1 Input
(In XT, HS, and LP Modes) vs. VDD 173, 203
VTH, VIL of MCLR, TOCKI and OSC1
(In RC Mode) vs. VDD
WDT Timer Time-Out Period vs. VDD 170, 200

Н

Hardware Multiplier	 49
i la analo manpion	

L

I/O Ports	
Bi-directional	
I/O Ports	53
Programming Considerations	64
Read-Modify-Write Instructions	64
Successive Operations	
INCF	123
INCFSNZ	124
INCFSZ	123
INDF0	
INDF1	34, 40

Table 17-9:	Serial Port Synchronous Transmission
	Requirements 160
Table 17-10:	Serial Port Synchronous Receive
	Requirements 160
Table 17-11:	Memory Interface Write Requirements 161
Table 17-12:	Memory Interface Read Requirements 162
Table 18-1:	Pin Capacitance per Package Type 163
Table 18-2:	RC Oscillator Frequencies
Table 19-1:	Cross Reference of Device Specs for
	Oscillator Configurations and Frequencies
	of Operation (Commercial Devices)
Table 19-2:	External Clock Timing Requirements 184
Table 19-3:	CLKOUT and I/O Timing Requirements 185
Table 19-4:	Reset, Watchdog Timer,
	Oscillator Start-Up Timer and
	Power-Up Timer Requirements 186
Table 19-5:	Timer0 Clock Requirements 187
Table 19-6:	Timer1, Timer2, and Timer3 Clock
	Requirements 187
Table 19-7:	Capture Requirements188
Table 19-8:	PWM Requirements188
Table 19-9:	Synchronous Transmission
	Requirements189
Table 19-10:	Synchronous Receive Requirements 189
Table 19-11:	Memory Interface Write Requirements
	(Not Supported in PIC17LC4X Devices) 190
Table 19-12:	Memory Interface read Requirements
	(Not Supported in PIC17LC4X Devices) 191
Table 20-1:	Pin Capacitance per Package Type 193
Table 20-2:	RC Oscillator Frequencies 195
Table E-1:	Pin Compatible Devices

LIST OF EQUATIONS

16 x 16 Unsigned Multiplication
Algorithm50
16 x 16 Signed Multiplication
Algorithm51