



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	16KB (8K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	44-MQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c44t-25e-pq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC17C4X can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC17C4X uses a modified Harvard architecture. This architecture has the program and data accessed from separate memories. So the device has a program memory bus and a data memory bus. This improves bandwidth over traditional von Neumann architecture, where program and data are fetched from the same memory (accesses over the same bus). Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. PIC17C4X opcodes are 16-bits wide, enabling single word instructions. The full 16-bit wide program memory bus fetches a 16-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions. Consequently, all instructions execute in a single cycle (121 ns @ 33 MHz), except for program branches and two special instructions that transfer data between program and data memory.

The PIC17C4X can address up to 64K x 16 of program memory space.

The **PIC17C42** and **PIC17C42A** integrate 2K x 16 of EPROM program memory on-chip, while the **PIC17CR42** has 2K x 16 of ROM program memory on-chip.

The **PIC17C43** integrates 4K x 16 of EPROM program memory, while the **PIC17CR43** has 4K x 16 of ROM program memory.

The **PIC17C44** integrates 8K x 16 EPROM program memory.

Program execution can be internal only (microcontroller or protected microcontroller mode), external only (microprocessor mode) or both (extended microcontroller mode). Extended microcontroller mode does not allow code protection.

The PIC17CXX can directly or indirectly address its register files or data memory. All special function registers, including the Program Counter (PC) and Working Register (WREG), are mapped in the data memory. The PIC17CXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC17CXX simple yet efficient. In addition, the learning curve is reduced significantly.

One of the PIC17CXX family architectural enhancements from the PIC16CXX family allows two file registers to be used in some two operand instructions. This allows data to be moved directly between two registers without going through the WREG register. This increases performance and decreases program memory usage. The PIC17CXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift, and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature.

The WREG register is an 8-bit working register used for ALU operations.

All PIC17C4X devices (except the PIC17C42) have an 8 x 8 hardware multiplier. This multiplier generates a 16-bit result in a single cycle.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

Although the ALU does not perform signed arithmetic, the Overflow bit (OV) can be used to implement signed math. Signed arithmetic is comprised of a magnitude and a sign bit. The overflow bit indicates if the magnitude overflows and causes the sign bit to change state. Signed math can have greater than 7-bit values (magnitude), if more than one byte is used. The use of the overflow bit only operates on bit6 (MSb of magnitude) and bit7 (sign bit) of the value in the ALU. That is, the overflow bit is not useful if trying to implement signed math where the magnitude, for example, is 11-bits. If the signed math values are greater than 7-bits (15-, 24or 31-bit), the algorithm must ensure that the low order bytes ignore the overflow status bit.

Care should be taken when adding and subtracting signed numbers to ensure that the correct operation is executed. Example 3-1 shows an item that must be taken into account when doing signed arithmetic on an ALU which operates as an unsigned machine.

EXAMPLE 3-1: SIGNED MATH

Hex Value	Signed Value Math	Unsigned Value Math
FFh	-127	255
<u>+ 01h</u>	<u>+ 1</u>	<u>+ 1</u>
= ?	= -126 (FEh)	= 0 (00h);
		Carry bit = 1

Signed math requires the result in REG to be FEh (-126). This would be accomplished by subtracting one as opposed to adding one.

Simplified block diagrams are shown in Figure 3-1 and Figure 3-2. The descriptions of the device pins are listed in Table 3-1.

© 1996 Microchip Technology Inc.





Addr	Unbanked			
00h	INDF0			
01h	FSR0			
02h	PCL			
03h	PCLATH			
04h	ALUSTA			
05h	TOSTA			
06h	CPUSTA			
07h	INTSTA			
08h	INDF1			
09h	FSR1			
0Ah	WREG			
0Bh	TMR0L			
0Ch	TMR0H			
0Dh	TBLPTRL			
0Eh	TBLPTRH			
0Fh	BSR			
	Bank 0	Bank 1 ⁽¹⁾	Bank 2 ⁽¹⁾	Bank 3 ⁽¹⁾
10h	PORTA	DDRC	TMR1	PW1DCL
10h 11h	PORTA DDRB	DDRC PORTC	TMR1 TMR2	PW1DCL PW2DCL
10h 11h 12h	PORTA DDRB PORTB	DDRC PORTC DDRD	TMR1 TMR2 TMR3L	PW1DCL PW2DCL PW1DCH
10h 11h 12h 13h	PORTA DDRB PORTB RCSTA	DDRC PORTC DDRD PORTD	TMR1 TMR2 TMR3L TMR3H	PW1DCL PW2DCL PW1DCH PW2DCH
10h 11h 12h 13h 14h	PORTA DDRB PORTB RCSTA RCREG	DDRC PORTC DDRD PORTD DDRE	TMR1 TMR2 TMR3L TMR3H PR1	PW1DCL PW2DCL PW1DCH PW2DCH CA2L
10h 11h 12h 13h 14h 15h	PORTA DDRB PORTB RCSTA RCREG TXSTA	DDRC PORTC DDRD PORTD DDRE PORTE	TMR1 TMR2 TMR3L TMR3H PR1 PR2	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H
10h 11h 12h 13h 14h 15h 16h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
10h 11h 12h 13h 14h 15h 16h 17h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG	DDRC PORTC DDRD PORTD DDRE PORTE PIR PIE	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L PR3H/CA1H	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1 TCON2
10h 11h 12h 13h 14h 15h 16h 17h 18h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG	DDRC PORTC DDRD PORTD DDRE PORTE PIR PIE	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L PR3H/CA1H	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1 TCON2
10h 11h 12h 13h 14h 15h 16h 17h 18h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG	DDRC PORTC DDRD PORTD DDRE PORTE PIR PIE	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L PR3H/CA1H	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1 TCON2
10h 11h 12h 13h 14h 15h 16h 17h 18h 1Fh	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG	DDRC PORTC DDRD PORTD DDRE PORTE PIR PIE	TMR1 TMR2 TMR3L PR1 PR2 PR3L/CA1L PR3H/CA1H	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1 TCON2
10h 11h 12h 13h 14h 15h 16h 17h 18h 1Fh 20h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General Purpose	DDRC PORTC DDRD PORTD DDRE PORTE PIR PIE	TMR1 TMR2 TMR3L PR1 PR2 PR3L/CA1L PR3H/CA1H	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1 TCON2
10h 11h 12h 13h 14h 15h 16h 17h 18h 1Fh 20h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General Purpose RAM	DDRC PORTC DDRD PORTD DDRE PORTE PIR PIE	TMR1 TMR2 TMR3L PR1 PR2 PR3L/CA1L PR3H/CA1H	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1 TCON2
10h 11h 12h 13h 14h 15h 16h 17h 18h 1Fh 20h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General Purpose RAM	DDRC PORTC DDRD PORTD DDRE PORTE PIR PIE	TMR1 TMR2 TMR3L PR1 PR2 PR3L/CA1L PR3H/CA1H	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1 TCON2

FIGURE 6-5: PIC17C42 REGISTER FILE MAP

Note 1: SFR file locations 10h - 17h are banked. All other SFRs ignore the Bank Select Register (BSR) bits.

FIGURE 6-6: PIC17CR42/42A/43/R43/44 REGISTER FILE MAP

Addr	Unbanked			
00h	INDF0			
01h	FSR0			
02h	PCL			
03h	PCLATH			
04h	ALUSTA			
05h	TOSTA			
06h	CPUSTA			
07h	INTSTA			
08h	INDF1			
09h	FSR1			
0Ah	WREG			
0Bh	TMR0L			
0Ch	TMR0H			
0Dh	TBLPTRL			
0Eh	TBLPTRH			
0Fh	BSR			
	Bank 0	Bank 1 ⁽¹⁾	Bank 2 ⁽¹⁾	Bank 3 ⁽¹⁾
10h	PORTA	DDRC	TMR1	PW1DCL
11h	DDRB	PORTC	TMR2	PW2DCL
12h	PORTB	DDRD	TMR3L	PW1DCH
13h	RCSTA	PORTD	TMR3H	PW2DCH
14h	RCREG	DDRE	PR1	CA2L
15h	TXSTA	PORTE	PR2	CA2H
16h	TXREG	PIR	PR3L/CA1L	TCON1
17h	SPBRG	PIE	PR3H/CA1H	TCON2
18h	PRODL			
19h	PRODH			
1Ah				
1Fh]	
20h	General Purpose RAM (2)	General Purpose RAM ⁽²⁾		
FFh				

- Note 1: SFR file locations 10h 17h are banked. All other SFRs ignore the Bank Select Register (BSR) bits.
 - 2: General Purpose Registers (GPR) locations 20h - FFh and 120h - 1FFh are banked. All other GPRs ignore the Bank Select Register (BSR) bits.

6.2.2.1 ALU STATUS REGISTER (ALUSTA)

The ALUSTA register contains the status bits of the Arithmetic and Logic Unit and the mode control bits for the indirect addressing register.

As with all the other registers, the ALUSTA register can be the destination for any instruction. If the ALUSTA register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the ALUSTA register as destination may be different than intended.

For example, CLRF ALUSTA will clear the upper four bits and set the Z bit. This leaves the ALUSTA register as 0000u1uu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions be used to alter the ALUSTA register because these instructions do not affect any status bit. To see how other instructions affect the status bits, see the "Instruction Set Summary."

N	ote 1:	The C and DC bits operate as a borrow out bit in subtraction. See the SUBLW and SUBWF instructions for examples.
N	ote 2:	The overflow bit will be set if the 2's com- plement result exceeds +127 or is less than -128.

Arithmetic and Logic Unit (ALU) is capable of carrying out arithmetic or logical operations on two operands or a single operand. All single operand instructions operate either on the WREG register or a file register. For two operand instructions, one of the operands is the WREG register and the other one is either a file register or an 8-bit immediate constant.

	R/W - 1	R/W - 1	R/W - 1	R/W - x	R/W - x	R/W - x	R/W - x	
FS3 bit7	FS2	FS1	FS0	OV	Z	DC	C bit0	R = Readable bit W = Writable bit -n = Value at POR reset (x = unknown)
bit 7-6:	FS3:FS2 : 00 = Post 01 = Post 1x = FSR	FSR1 Mo t auto-dec t auto-incr t1 value de	ode Select rement FS ement FS pes not ch	bits R1 value R1 value ange				
bit 5-4:	FS1:FS0 : 00 = Post 01 = Post 1x = FSR	FSR0 Mo t auto-dec t auto-incr t0 value de	de Select rement FS ement FS pes not ch	bits R0 value R0 value ange				
bit 3:	OV : Overf This bit is which cau 1 = Overfl 0 = No overfl	flow bit s used for uses the si ow occurr erflow occ	signed ar ign bit (bit ed for sigr surred	thmetic (2 7) to chang red arithm	's complen ge state. etic, (in this	nent). It inc arithmetic	dicates an c coperation)	overflow of the 7-bit magnitude,
bit 2:	Z : Zero bi 1 = The re 0 = The re	t esult of an esults of a	arithmetic n arithmet	: or logic o ic or logic	peration is operation is	zero s not zero		
bit 1:	DC: Digit For ADDW 1 = A carr 0 = No ca Note: For	carry/borr F and ADD y-out from rry-out fro borrow th	ow bit pLw instruc n the 4th lo m the 4th e polarity	tions. w order b low order s reversed	it of the res bit of the re J.	ult occurre sult	d	
bit 0:	C: carry/b For ADDW 1 = A carr Note that (RRCF, RL 0 = No ca Note: For	orrow bit F and ADD y-out from a subtrac CF) instru rry-out fro borrow th	DLW instruct in the most tion is exe ctions, this m the most e polarity i	tions. significan cuted by a bit is load t significa s reversed	t bit of the r adding the ded with eit nt bit of the d.	result occu two's com her the hig result	rred plement of h or low ord	the second operand. For rotate der bit of the source register.

FIGURE 6-7: ALUSTA REGISTER (ADDRESS: 04h, UNBANKED)

9.3 PORTC and DDRC Registers

PORTC is an 8-bit bi-directional port. The corresponding data direction register is DDRC. A '1' in DDRC configures the corresponding port pin as an input. A '0' in the DDRC register configures the corresponding port pin as an output. Reading PORTC reads the status of the pins, whereas writing to it will write to the port latch. PORTC is multiplexed with the system bus. When operating as the system bus, PORTC is the low order byte of the address/data bus (AD7:AD0). The timing for the system bus is shown in the Electrical Characteristics section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 9-2 shows the instruction sequence to initialize PORTC. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized.

EXAMPLE 9-2: INITIALIZING PORTC

MOVLB	1	;	Select Bank 1
CLRF	PORTC	;	Initialize PORTC data
		;	latches before setting
		;	the data direction
		;	register
MOVLW	0xCF	;	Value used to initialize
		;	data direction
MOVWF	DDRC	;	Set RC<3:0> as inputs
		;	RC<5:4> as outputs
		;	RC<7:6> as inputs

FIGURE 9-6: BLOCK DIAGRAM OF RC<7:0> PORT PINS



Mnemonic,		Description		16-bit Opcode				Status	Notes
Operands				MSb L			LSb	Affected	
TABLWT	t,i,f	Table Write	2	1010 1	lti.	ffff	ffff	None	5
TLRD	t,f	Table Latch Read	1	1010 0	00tx	ffff	ffff	None	
TLWT	t,f	Table Latch Write	1	1010 0)1tx	ffff	ffff	None	
TSTFSZ	f	Test f, skip if 0	1 (2)	0011 0	0011	ffff	ffff	None	6,8
XORWF	f,d	Exclusive OR WREG with f	1	0000 1	10d	ffff	ffff	Z	
BIT-ORIENT	ED FIL	E REGISTER OPERATIONS		1				1	
BCF	f,b	Bit Clear f	1	1000 1	bbb	ffff	ffff	None	
BSF	f,b	Bit Set f	1	1000 0)bbb	ffff	ffff	None	
BTFSC	f,b	Bit test, skip if clear	1 (2)	1001 1	bbb	ffff	ffff	None	6,8
BTFSS	f,b	Bit test, skip if set	1 (2)	1001 0)bbb	ffff	ffff	None	6,8
BTG	f,b	Bit Toggle f	1	0011 1	bbb	ffff	ffff	None	
LITERAL AI	ND CON	ITROL OPERATIONS	•						
ADDLW	k	ADD literal to WREG	1	1011 0	0001	kkkk	kkkk	OV,C,DC,Z	
ANDLW	k	AND literal with WREG	1	1011 0	0101	kkkk	kkkk	Z	
CALL	k	Subroutine Call	2	111k k	kkk	kkkk	kkkk	None	7
CLRWDT	_	Clear Watchdog Timer	1	0000 0	0000	0000	0100	TO,PD	
GOTO	k	Unconditional Branch	2	110k k	kkk	kkkk	kkkk	None	7
IORLW	k	Inclusive OR literal with WREG	1	1011 0	0011	kkkk	kkkk	Z	
LCALL	k	Long Call	2	1011 0)111	kkkk	kkkk	None	4,7
MOVLB	k	Move literal to low nibble in BSR	1	1011 1	000	uuuu	kkkk	None	
MOVLR	k	Move literal to high nibble in BSR	1	1011 1	.01x	kkkk	uuuu	None	9
MOVLW	k	Move literal to WREG	1	1011 0	0000	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	1011 1	100	kkkk	kkkk	None	9
RETFIE	_	Return from interrupt (and enable interrupts)	2	0000 0	0000	0000	0101	GLINTD	7
RETLW	k	Return literal to WREG	2	1011 0	0110	kkkk	kkkk	None	7
RETURN	_	Return from subroutine	2	0000 0	0000	0000	0010	None	7
SLEEP	_	Enter SLEEP Mode	1	0000 0	0000	0000	0011	TO, PD	
SUBLW	k	Subtract WREG from literal	1	1011 0	010	kkkk	kkkk	OV,C,DC,Z	
XORLW	k	Exclusive OR literal with WREG	1	1011 0	0100	kkkk	kkkk	Z	
-									

TABLE 15-2: PIC17CXX INSTRUCTION SET (Cont.'d)

Legend: Refer to Table 15-1 for opcode field descriptions.

Note 1: 2's Complement method.

- 2: Unsigned arithmetic.
- 3: If s = '1', only the file is affected: If s = '0', both the WREG register and the file are affected; If only the Working register (WREG) is required to be affected, then f = WREG must be specified.
- 4: During an LCALL, the contents of PCLATH are loaded into the MSB of the PC and kkkk kkkk is loaded into the LSB of the PC (PCL)
- Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event. When writing to external program memory, it is a two-cycle instruction.
- 6: Two-cycle instruction when condition is true, else single cycle instruction.
- 7: Two-cycle instruction except for TABLRD to PCL (program counter low byte) in which case it takes 3 cycles.
- 8: A "skip" means that instruction fetched during execution of current instruction is not executed, instead an NOP is executed.
- 9: These instructions are not available on the PIC17C42.

ADD	ADDLW ADD Literal to WREG							
Synt	ax:	[label] A	ADDLW	k				
Ope	rands:	$0 \le k \le 25$	$0 \le k \le 255$					
Ope	ration:	(WREG)	+ k \rightarrow (V	VREG	i)			
State	us Affected:	OV, C, DC, Z						
Enco	oding:	1011	0001	kkk	k	kkkk		
Description: The contents of WREG are added to 8-bit literal 'k' and the result is placed WREG.						ded to the placed in		
Wor	ds:	1	1					
Cycl	es:	1						
QC	vcle Activity:							
	Q1	Q2	Q	3		Q4		
	Decode	Read literal 'k'	Exect	ute	V V	Vrite to VREG		
<u>Exa</u>	mple:	ADDLW	0x15					
	Before Instrue WREG =	ction 0x10						

ADD	WF	A	DD WR	EG to f			
Synta	ax:	[<i>l</i> á	abel]A	DDWF	f,d		
Oper	ands:	0 ≤ d ∉	≤ f ≤ 25 ≡ [0,1]	5			
Oper	ation:	(W	/REG)	+ (f) \rightarrow (dest)		
Statu	is Affected:	O\	/, C, D0	C, Z			
Enco	oding:		0000	111d	fff	f	ffff
Description:			d WREC sult is sto sult is sto	G to regis pred in W pred back	ter 'f'. I REG. in reg	f 'd' If 'd' jiste	is 0 the is 1 the r 'f'.
Word	ls:	1					
Cycle	es:	1					
Q Cy	cle Activity:						
	Q1		Q2	Q3		Q4	
	Decode	F reg	Read ister 'f'	Exec	ute	V de:	Vrite to stination
<u>Exan</u>	nple:	AD	DWF	REG,	0		
I	Before Instru WREG REG	ictior = =	0x17 0xC2				
,	After Instruct WREG REG	ion = =	0xD9 0xC2				

After Instruction WREG = 0x25

ANDWF AND WREG with f							
Synt	tax:	[label] A	NDWF	f,d			
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 25 \\ d \in \ [0,1] \end{array}$	$0 \le f \le 255$ $d \in [0,1]$				
Ope	ration:	(WREG) .	AND. (f)	ightarrow (dest)	1		
Stat	us Affected:	Z					
Enco	oding:	0000	101d	ffff	ffff		
Des	cription:	The conten register 'f'. in WREG. I back in reg	its of WR If 'd' is 0 f 'd' is 1 t ister 'f'.	EG are AN the result he result is	D'ed with is stored s stored		
Wor	ds:	1					
Cycl	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q	3	Q4		
	Decode	Read register 'f'	Exect	ute V de:	Vrite to stination		
<u>Exa</u>	<u>mple</u> :	ANDWF	REG, 1				
Before Instruction WREG = 0x17 REG = 0xC2							
	After Instruct WREG REG	tion = 0x17 = 0x02					

BCF		Bit Clear	f				
Synt	Syntax: [label] BCF f,b						
Operands: $0 \le f \le 255$ $0 \le b \le 7$							
Ope	ration:	$0 \rightarrow (f < b >$	-)				
Stat	us Affected:	None					
Enc	oding:	1000	1bbb	fff	f	ffff	
Des	cription:	Bit 'b' in re	gister 'f' is	s clear	ed.		
Wor	ds:	1					
Cycl	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read register 'f'	Execu	ute	re	Write gister 'f'	
Exa	<u>mple</u> :	BCF	FLAG_R	EG,	7		
Before Instruction FLAG_REG = 0xC7							
	After Instruct FLAG_R	tion EG = 0x47					

MOVFP	Move f to	р		MOVLB	Move Lite	eral to low n	ibble in BSR		
Syntax:	[<i>label</i>] N	IOVFP f,p		Syntax:	[label]	MOVLB k			
Operands:	$0 \le f \le 255$	5		Operands:	$0 \le k \le 15$				
	$0 \le p \le 31$			Operation:	$k \rightarrow (BSR)$	$k \rightarrow (BSR < 3:0>)$			
Operation:	$(f) \to (p)$			Status Affected:	None				
Status Affected:	None			Encoding:	1011	1000 uu	uu kkkk		
Encoding:	011p	pppp ff:	ff ffff	Description:	The four bit	literal 'k' is lo	aded in the		
Description:	Move data from data memory location 'f' to data memory location 'p'. Location 'f' can be anywhere in the 256 word data space (00h to FFh) while 'p' can be 00h to 1Fh.				Bank Select Register (BSR). Only the low 4-bits of the Bank Select Register are affected. The upper half of the BSR is unchanged. The assembler will encode the "u" fields as '0'.				
	Either 'p' or	'f' can be WR	EG (a useful	Words:	1				
	MOVFP is particularly useful for transfer- ring a data memory location to a periph- eral register (such as the transmit buffer			Cycles:	1				
				Q Cycle Activity:					
				Q1	Q2	Q3	Q4		
	indirectly a	ddressed.	d p can be	Decode	Read	Execute	Write literal		
Words:	1				literal u:k		BSR<3:0>		
Cycles:	1			Example:	MOVLB	0x5	·		
Q Cycle Activity:				Before Instru	uction				
Q1	Q2	Q3	Q4	BSR regi	ister = 0x	22			
Decode	Read register 'f'	Execute	Write register 'p'	After Instruction BSR register = 0x25					
Example:	MOVFP	REG1, REG2		Note: For th	ne PIC17C42	, only the lo	w four bits of		
Before Instru	ction	22		the E mente	BSR registe ed. The uppe	r are phys r nibble is re	ad as '0'.		
REG2	= 0x = 0x	33, 11							
After Instruct REG1	ion = 0x	33,							

REG2

0x33

=

MULLW	Multiply I	_iteral with V	VREG	MUL	WF	Multiply V	VREG with f	:	
Syntax:	[label]	MULLW k		Synt	ax:	[label]	MULWF f		
Operands:	$0 \le k \le 25$	5		Ope	rands:	$0 \le f \le 25$	5		
Operation:	(k x WRE	G) \rightarrow PRODH	H:PRODL	Ope	ration:	(WREG x	(WREG x f) \rightarrow PRODH:PRO		
Status Affected:	None			Status Affected:		None			
Encoding:	1011	1100 kkl	kk kkkk	Enco	oding:	0011	0100 fff	f ffff	
Description:	An unsigne out betwee and the 8-b result is pla register pai high byte. WREG is u None of the Note that n is possible result is po	d multiplication n the contents it literal 'k'. The iced in PRODH r. PRODH con nchanged. e status flags a either overflow in this operatic ssible but not c	n is carried of WREG = 16-bit H:PRODL tains the are affected. y nor carry on. A zero detected.	Description: An unsigned multipli out between the con and the register file I 16-bit result is stored PRODH:PRODL reg PRODH contains the Both WREG and 'f' a None of the status fl Note that neither over is possible in this op result is possible but		d multiplication n the contents jister file locati t is stored in th RODL register ntains the high G and 'f' are ur e status flags a either overflow in this operation ssible but not of	n is carried of WREG on 'f'. The ne pair. n byte. nchanged. are affected. v nor carry on. A zero detected.		
Words:	1			Word	ds:	1			
Cycles:	1			Cycl	es:	1			
Q Cycle Activity:				Q Cy	cle Activity:				
Q1	Q2	Q3	Q4	-	Q1	Q2	Q3	Q4	
Decode	Read literal 'k'	Execute	Write registers PRODH: PRODL		Decode	Read register 'f'	Execute	Write registers PRODH: PRODL	
Example:	MULLW	0xC4		<u>Exar</u>	nple:	MULWF	REG		
Before Instru WREG PRODH PRODL After Instruc	uction = 0x = ? = ? tion	Æ2			Before Instru WREG REG PRODH PRODL	uction = 0> = 0> = ? = ?	(C4 (B5		
WREG PRODH PRODL	= 0 = 0 = 0 instruction	(C4 (AD (08 is not avail	able in the		After Instruc WREG REG PRODH PRODL	tion = 0> = 0> = 0> = 0>	xC4 (B5 (8A (94		
		•		No	ote: This PIC1	instruction 7C42 device	is not avail	able in the	

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 17-7: CAPTURE TIMINGS



TABLE 17-7: CAPTURE REQUIREMENTS

Parameter	_						
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
50	TccL	Capture1 and Capture2 input low time	10 *	—	_	ns	
51	TccH	Capture1 and Capture2 input high time	10 *	—	—	ns	
52	TccP	Capture1 and Capture2 input period	<u>2 Tcy</u> § N	—	—	ns	N = prescale value (4 or 16)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 17-8: PWM TIMINGS



TABLE 17-8: PWM REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
53	TccR	PWM1 and PWM2 output rise time		10 *	35 *§	ns	
54	TccF	PWM1 and PWM2 output fall time	—	10 *	35 *§	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 17-12: MEMORY INTERFACE READ TIMING



Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tcy - 30	_	_	ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	5*	_	_	ns	
160	TadZ2oeL	AD<15:0> high impedance to $\overline{OE}\downarrow$	0*	_	—	ns	
161	ToeH2adD	OE↑ to AD<15:0> driven	0.25Tcy - 15	—	_	ns	
162	TadV2oeH	Data in valid before OE↑ (data setup time)	35	—	_	ns	
163	ToeH2adl	OE to data in invalid (data hold time)	0	_	_	ns	
164	TalH	ALE pulse width	—	0.25Tcy §	—	ns	
165	ToeL	OE pulse width	0.5Tcy - 35 §	_	_	ns	
166	TalH2alH	ALE↑ to ALE↑ (cycle time)	—	TCY §	—	ns	
167	Tacc	Address access time	—	_	0.75 Tcy-40	ns	
168	Тое	Output enable access time (OE low to Data Valid)	_		0.5 TCY - 60	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification guaranteed by design.

Applicable Devices 42 R42 42A 43 R43 44



FIGURE 18-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD

TABLE 18-2: RC OSCILLATOR FREQUENCIES

Cext	Rext	Average Fosc @ 5V, 25°C		
22 pF	10k	3.33 MHz	± 12%	
	100k	353 kHz	± 13%	
100 pF	3.3k	3.54 MHz	± 10%	
	5.1k	2.43 MHz	± 14%	
	10k	1.30 MHz	± 17%	
	100k	129 kHz	± 10%	
300 pF	3.3k	1.54 MHz	± 14%	
	5.1k	980 kHz	± 12%	
	10k	564 kHz	± 16%	
	160k	35 kHz	± 18%	

Applicable Devices 42 R42 42A 43 R43 44

Standard Operating Conditions (unless otherwise stated)							
			Operating te	emperatu	ire		
DC CHARA	CTERIS	STICS			-40°C	≤TA :	≤ +85°C for industrial and
					0°C	≤ TA :	≤ +70°C for commercial
			Operating v	oltage Vi	DD range a	s desc	ribed in Section 19.1
Parameter							•
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Output Low Voltage					
D080	Vol	I/O ports (except RA2 and RA3)					IOL = VDD/1.250 mA
			-	_	0.1Vdd	V	$4.5V \le VDD \le 6.0V$
			-	-	0.1Vdd *	V	VDD = 2.5V
D081		with TTL buffer	-	—	0.4	V	IOL = 6 mA, VDD = 4.5 V
							Note 6
D082		RA2 and RA3	-	-	3.0	V	IOL = 60.0 mA, VDD = 6.0 V
D083		OSC2/CLKOUT	-	—	0.4	V	IOL = 1 mA, VDD = 4.5 V
D084		(RC and EC osc modes)	-	-	0.1Vdd *	V	IOL = VDD/5 mA
							(PIC17LC43/LC44 only)
		Output High Voltage (Note 3)					
D090	Vон	I/O ports (except RA2 and RA3)					IOH = -VDD/2.500 mA
			0.9Vdd	-	-	V	$4.5V \le VDD \le 6.0V$
			0.9VDD *	-	-	V	VDD = 2.5V
D091		with TTL buffer	2.4	-	-	V	IOH = -6.0 mA, VDD=4.5V
						.,	Note 6
D092		RA2 and RA3	-	_	12	V	Pulled-up to externally applied voltage
D093		OSC2/CLKOUT	2.4	_	-	V	IOH = -5 mA, VDD = 4.5 V
D094		(RC and EC osc modes)	0.9Vdd *	-	-	V	IOH = -VDD/5 mA
							(PIC17LC43/LC44 only)
		Capacitive Loading Specs					
		on Output Pins					
D100	COSC2	OSC2/CLKOUT pin	-	—	25	pF	In EC or RC osc modes
							when OSC2 pin is outputting
							CLKOUI.
							external clock is used to
D 404	0				50	_	drive OSC1.
D101	CIO	All I/O pins and OSC2	-	_	50	р⊢	
D 400					50		
0102	CAD		-	_	50	р⊢	In IVIICroprocessor or
		(I OKIO, I OKID and FORIE)					mode

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Applicable Devices 42 R42 42A 43 R43 44







FIGURE 20-6: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD

Applicable Devices 42 R42 42A 43 R43 44





FIGURE 20-12: MAXIMUM IPD vs. VDD WATCHDOG ENABLED

MP-C C Compiler	145
MPSIM Software Simulator	143, 145
MULLW	129
Multiply Examples	
16 x 16 Routine	50
16 x 16 Signed Routine	51
8 x 8 Routine	49
8 x 8 Signed Routine	49
MULWF	129

Ν

NEGW 1	30
NOP1	30

0

OERR	84
Opcode Field Descriptions	107
OSC Selection	
Oscillator	
Configuration	100
Crystal	
External Clock	101
External Crystal Circuit	102
External Parallel Resonant Crystal Circuit	102
External Series Resonant Crystal Circuit	102
RC	102
RC Frequencies	165, 195
Oscillator Start-up Time (Figure)	
Oscillator Start-up Timer (OST)	15, 99
OST	15, 99
OV	
Overflow (OV)	9

Ρ

Package Marking Information	
Packaging Information	
Parameter Measurement Information	
PC (Program Counter)	
PCH	
PCL	34, 41, 108
PCLATH	
PD	
PEIE	
PEIF	
Peripheral Bank	
Peripheral Interrupt Enable	
Peripheral Interrupt Request (PIR)	24
PICDEM-1 Low-Cost PIC16/17 Demo Board	143, 144
PICDEM-2 Low-Cost PIC16CXX Demo Board	143, 144
PICDEM-3 Low-Cost PIC16C9XXX Demo Boar	d144
PICMASTER [®] RT In-Circuit Emulator	
PICSTART [®] Low-Cost Development System	
PIE	34, 92, 96, 98
Pin Compatible Devices	
PIR	34, 92, 96, 98
PM0	
PM1	
POP	
POR	
PORTA	19, 34, 53
PORTB	19, 34, 55
PORTC	19, 34, 58

PORTD	19,	34,	60
PORTE	19,	34,	62
Power-down Mode		1	05
Power-on Reset (POR)		15.	99
Power-up Timer (PWRT)		15	99
PR1		20	35
PR2		20,	35
		20,	20
			20
	•••••		20
			30
PR3L/CATL	•••••		35
	•••••		69
PRO MATE® Universal Programmer	•••••	1	43
PRODH	•••••		20
PRODL			20
Program Counter (PC)			41
Program Memory			
External Access Waveforms			31
External Connection Diagram			31
Мар			29
Modes			
Extended Microcontroller			29
Microcontroller			29
Microprocessor			29
Protected Microcontroller			29
			20
Organization			20
Transfore from Date Momeny			42
Prate start Misses as testler	•••••		43
Protected Microcontroller	•••••		29
PS0	•••••	38,	67
PS1	•••••	38,	67
PS2		38,	67
PS3		38,	67
PUSH		27,	39
PW1DCH		20,	35
PW1DCL		20,	35
PW2DCH		20,	35
PW2DCL		20,	35
PWM		71,	75
Duty Cycle			76
External Clock Source			76
Frequency vs. Resolution			76
			76
Max Resolution/Frequency for External			
Clock Input			77
			75
Poriode			76
			70
	•••••		12
	•••••	12,	15
	•••••		12
PWM2ON		72,	75
PWR I		15,	99

R

RA1/T0CKI pin	
RBIE	
RBIF	
RBPU	
RC Oscillator	
RC Oscillator Frequencies	
RCIE	
RCIF	
RCREG	19, 34, 91, 92, 96, 97
RCSTA	
Reading 16-bit Value	
5	

Table 17-9:	Serial Port Synchronous Transmission
T-11- 47 40	Requirements
Table 17-10:	Serial Port Synchronous Receive
T-11- 47 44	Requirements
Table 17-11:	Memory Interface Write Requirements 161
Table 17-12:	Memory Interface Read Requirements 162
Table 18-1:	Pin Capacitance per Package Type 163
Table 18-2:	RC Oscillator Frequencies165
Table 19-1:	Cross Reference of Device Specs for
	Oscillator Configurations and Frequencies
	of Operation (Commercial Devices)
Table 19-2:	External Clock Timing Requirements 184
Table 19-3:	CLKOUT and I/O Timing Requirements 185
Table 19-4:	Reset, Watchdog Timer,
	Oscillator Start-Up Timer and
	Power-Up Timer Requirements
Table 19-5:	Timer0 Clock Requirements 187
Table 19-6:	Timer1, Timer2, and Timer3 Clock
	Requirements
Table 19-7:	Capture Requirements
Table 19-8:	PWM Requirements
Table 19-9:	Synchronous Transmission
	Requirements
Table 19-10:	Synchronous Receive Requirements 189
Table 19-11:	Memory Interface Write Requirements
	(Not Supported in PIC17LC4X Devices) 190
Table 19-12:	Memory Interface read Requirements
10010 10 121	(Not Supported in PIC17I C4X Devices) 191
Table 20-1	Pin Capacitance per Package Type 193
Table 20-2	RC Oscillator Frequencies
Table F-1	Pin Compatible Devices 221

LIST OF EQUATIONS

Equation 8-1:	16 x 16 Unsigned Multiplication	
	Algorithm50	
Equation 8-2:	16 x 16 Signed Multiplication	
	Algorithm51	
	Algorithm	

ON-LINE SUPPORT

Microchip provides two methods of on-line support. These are the Microchip BBS and the Microchip World Wide Web (WWW) site.

Use Microchip's Bulletin Board Service (BBS) to get current information and help about Microchip products. Microchip provides the BBS communication channel for you to use in extending your technical staff with microcontroller and memory experts.

To provide you with the most responsive service possible, the Microchip systems team monitors the BBS, posts the latest component data and software tool updates, provides technical help and embedded systems insights, and discusses how Microchip products provide project solutions.

The web site, like the BBS, is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp.mchip.com/biz/mchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products

Connecting to the Microchip BBS

Connect worldwide to the Microchip BBS using either the Internet or the CompuServe[®] communications network.

Internet:

You can telnet or ftp to the Microchip BBS at the address:

mchipbbs.microchip.com

CompuServe Communications Network:

When using the BBS via the Compuserve Network, in most cases, a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS. There is no charge for connecting to the Microchip BBS. The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allow multiple users various baud rates depending on the local point of access.

The following connect procedure applies in most locations.

- 1. Set your modem to 8-bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- 3. Depress the <Enter> key and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- 4. Type +, depress the <Enter> key and "Host Name:" will appear.
- 5. Type MCHIPBBS, depress the <Enter> key and you will be connected to the Microchip BBS.

In the United States, to find the CompuServe phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with "Host Name:", type NETWORK, depress the <Enter> key and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 723-1550 for your local CompuServe number.

Microchip regularly uses the Microchip BBS to distribute technical information, application notes, source code, errata sheets, bug reports, and interim patches for Microchip systems software products. For each SIG, a moderator monitors, scans, and approves or disapproves files submitted to the SIG. No executable files are accepted from the user community in general to limit the spread of computer viruses.

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

960513

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. FlexROM, MPLAB and fuzzyLAB, are trademarks and SQTP is a service mark of Microchip in the U.S.A.

fuzzyTECH is a registered trademark of Inform Software Corporation. IBM, IBM PC-AT are registered trademarks of International Business Machines Corp. Pentium is a trademark of Intel Corporation. Windows is a trademark and MS-DOS, Microsoft Windows are registered trademarks of Microsoft Corporation. CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

^{© 1996} Microchip Technology Inc.