



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	16KB (8K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	44-MQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c44t-33-pq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC17C4X can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC17C4X uses a modified Harvard architecture. This architecture has the program and data accessed from separate memories. So the device has a program memory bus and a data memory bus. This improves bandwidth over traditional von Neumann architecture, where program and data are fetched from the same memory (accesses over the same bus). Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. PIC17C4X opcodes are 16-bits wide, enabling single word instructions. The full 16-bit wide program memory bus fetches a 16-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions. Consequently, all instructions execute in a single cycle (121 ns @ 33 MHz), except for program branches and two special instructions that transfer data between program and data memory.

The PIC17C4X can address up to 64K x 16 of program memory space.

The **PIC17C42** and **PIC17C42A** integrate 2K x 16 of EPROM program memory on-chip, while the **PIC17CR42** has 2K x 16 of ROM program memory on-chip.

The **PIC17C43** integrates 4K x 16 of EPROM program memory, while the **PIC17CR43** has 4K x 16 of ROM program memory.

The **PIC17C44** integrates 8K x 16 EPROM program memory.

Program execution can be internal only (microcontroller or protected microcontroller mode), external only (microprocessor mode) or both (extended microcontroller mode). Extended microcontroller mode does not allow code protection.

The PIC17CXX can directly or indirectly address its register files or data memory. All special function registers, including the Program Counter (PC) and Working Register (WREG), are mapped in the data memory. The PIC17CXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC17CXX simple yet efficient. In addition, the learning curve is reduced significantly.

One of the PIC17CXX family architectural enhancements from the PIC16CXX family allows two file registers to be used in some two operand instructions. This allows data to be moved directly between two registers without going through the WREG register. This increases performance and decreases program memory usage. The PIC17CXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift, and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature.

The WREG register is an 8-bit working register used for ALU operations.

All PIC17C4X devices (except the PIC17C42) have an 8 x 8 hardware multiplier. This multiplier generates a 16-bit result in a single cycle.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

Although the ALU does not perform signed arithmetic, the Overflow bit (OV) can be used to implement signed math. Signed arithmetic is comprised of a magnitude and a sign bit. The overflow bit indicates if the magnitude overflows and causes the sign bit to change state. Signed math can have greater than 7-bit values (magnitude), if more than one byte is used. The use of the overflow bit only operates on bit6 (MSb of magnitude) and bit7 (sign bit) of the value in the ALU. That is, the overflow bit is not useful if trying to implement signed math where the magnitude, for example, is 11-bits. If the signed math values are greater than 7-bits (15-, 24or 31-bit), the algorithm must ensure that the low order bytes ignore the overflow status bit.

Care should be taken when adding and subtracting signed numbers to ensure that the correct operation is executed. Example 3-1 shows an item that must be taken into account when doing signed arithmetic on an ALU which operates as an unsigned machine.

### EXAMPLE 3-1: SIGNED MATH

Hex Value	Signed Value Math	Unsigned Value Math
FFh	-127	255
<u>+ 01h</u>	<u>+ 1</u>	<u>+ 1</u>
= ?	= -126 (FEh)	= 0 (00h);
		Carry bit = $1$

Signed math requires the result in REG to be FEh (-126). This would be accomplished by subtracting one as opposed to adding one.

Simplified block diagrams are shown in Figure 3-1 and Figure 3-2. The descriptions of the device pins are listed in Table 3-1.

© 1996 Microchip Technology Inc.

### 5.2 <u>Peripheral Interrupt Enable Register</u> (PIE)

This register contains the individual flag bits for the Peripheral interrupts.

## FIGURE 5-3: PIE REGISTER (ADDRESS: 17h, BANK 1)

_R/W - 0	
RBIE	TMR3IE     TMR2IE     TMR1IE     CA2IE     CA1IE     TXIE     RCIE     R = Readable bit
bit7	bit0   W = Writable bit
bit 7:	<b>RBIE</b> : PORTB Interrupt on Change Enable bit         1 = Enable PORTB interrupt on change         0 = Disable PORTB interrupt on change
bit 6:	<b>TMR3IE</b> : Timer3 Interrupt Enable bit 1 = Enable Timer3 interrupt 0 = Disable Timer3 interrupt
bit 5:	<b>TMR2IE</b> : Timer2 Interrupt Enable bit 1 = Enable Timer2 interrupt 0 = Disable Timer2 interrupt
bit 4:	TMR1IE: Timer1 Interrupt Enable bit 1 = Enable Timer1 interrupt 0 = Disable Timer1 interrupt
bit 3:	<b>CA2IE</b> : Capture2 Interrupt Enable bit 1 = Enable Capture interrupt on RB1/CAP2 pin 0 = Disable Capture interrupt on RB1/CAP2 pin
bit 2:	<b>CA1IE</b> : Capture1 Interrupt Enable bit 1 = Enable Capture interrupt on RB2/CAP1 pin 0 = Disable Capture interrupt on RB2/CAP1 pin
bit 1:	<b>TXIE</b> : USART Transmit Interrupt Enable bit 1 = Enable Transmit buffer empty interrupt 0 = Disable Transmit buffer empty interrupt
bit 0:	<b>RCIE</b> : USART Receive Interrupt Enable bit 1 = Enable Receive buffer full interrupt 0 = Disable Receive buffer full interrupt

## 6.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC17C4X; program memory and data memory. Each block has its own bus, so that access to each block can occur during the same oscillator cycle.

The data memory can further be broken down into General Purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

### 6.1 Program Memory Organization

PIC17C4X devices have a 16-bit program counter capable of addressing a 64K x 16 program memory space. The reset vector is at 0000h and the interrupt vectors are at 0008h, 0010h, 0018h, and 0020h (Figure 6-1).

### 6.1.1 PROGRAM MEMORY OPERATION

The PIC17C4X can operate in one of four possible program memory configurations. The configuration is selected by two configuration bits. The possible modes are:

- Microprocessor
- Microcontroller
- Extended Microcontroller
- Protected Microcontroller

The microcontroller and protected microcontroller modes only allow internal execution. Any access beyond the program memory reads unknown data. The protected microcontroller mode also enables the code protection feature.

The extended microcontroller mode accesses both the internal program memory as well as external program memory. Execution automatically switches between internal and external memory. The 16-bits of address allow a program memory range of 64K-words.

The microprocessor mode only accesses the external program memory. The on-chip program memory is ignored. The 16-bits of address allow a program memory range of 64K-words. Microprocessor mode is the default mode of an unprogrammed device.

The different modes allow different access to the configuration bits, test memory, and boot ROM. Table 6-1 lists which modes can access which areas in memory. Test Memory and Boot Memory are not required for normal operation of the device. Care should be taken to ensure that no unintended branches occur to these areas.

### FIGURE 6-1: PROGRAM MEMORY MAP AND STACK

	DC (15:0)	1									
	PC<15:0>										
CALL, DETEIN	RETURN TO	]									
REIFIE	Stack Loval 1										
	•										
	:										
	Stack Level 16										
	Reset Vector	0000h									
	INT Pin Interrupt Vector	0008h									
	Timer0 Interrupt Vector	0010h									
	T0CKI Pin Interrupt Vector	0018h									
	Peripheral Interrupt Vector	0020h									
		0021h									
		7556									
		(PIC17C42,									
30		PIC17CR42, PIC17C42A)									
Mer		FFFh									
er l Spa		(PIC17C43									
S S		PIC17CR43)									
		1FFFh (PIC17C44)									
		' 									
	EOSCO	FDFFh									
	FOSC1	FE01b									
	WDTPS0	FE02h									
Aer	WDTPS1	FE03h									
Ce P	PM0	FE04h									
pa	Reserved	FE05h									
an sun	PM1	FE06h									
lig	Reserved	FE07h									
CO	Reserved	FE08h									
		FEUEN									
		FE10h									
	Test EPROM	FF5Fh									
		FF60h									
	Boot ROM	FFFFh									
Note 1: Us	er memory space may be inter	nal, external, or									
bo	th. The memory configuration c	lepends on the									
2: Th	cessor mode. is location is reserved on the P	IC17C42.									

### 6.2 Data Memory Organization

Data memory is partitioned into two areas. The first is the General Purpose Registers (GPR) area, while the second is the Special Function Registers (SFR) area. The SFRs control the operation of the device.

Portions of data memory are banked, this is for both areas. The GPR area is banked to allow greater than 232 bytes of general purpose RAM. SFRs are for the registers that control the peripheral functions. Banking requires the use of control bits for bank selection. These control bits are located in the Bank Select Register (BSR). If an access is made to a location outside this banked region, the BSR bits are ignored. Figure 6-5 shows the data memory map organization for the PIC17C42 and Figure 6-6 for all of the other PIC17C4X devices.

Instructions MOVPF and MOVFP provide the means to move values from the peripheral area ("P") to any location in the register file ("F"), and vice-versa. The definition of the "P" range is from 0h to 1Fh, while the "F" range is 0h to FFh. The "P" range has six more locations than peripheral registers (eight locations for the PIC17C42 device) which can be used as General Purpose Registers. This can be useful in some applications where variables need to be copied to other locations in the general purpose RAM (such as saving status information during an interrupt).

The entire data memory can be accessed either directly or indirectly through file select registers FSR0 and FSR1 (Section 6.4). Indirect addressing uses the appropriate control bits of the BSR for accesses into the banked areas of data memory. The BSR is explained in greater detail in Section 6.8.

#### 6.2.1 GENERAL PURPOSE REGISTER (GPR)

All devices have some amount of GPR area. The GPRs are 8-bits wide. When the GPR area is greater than 232, it must be banked to allow access to the additional memory space.

Only the PIC17C43 and PIC17C44 devices have banked memory in the GPR area. To facilitate switching between these banks, the MOVLR bank instruction has been added to the instruction set. GPRs are not initialized by a Power-on Reset and are unchanged on all other resets.

#### 6.2.2 SPECIAL FUNCTION REGISTERS (SFR)

The SFRs are used by the CPU and peripheral functions to control the operation of the device (Figure 6-5 and Figure 6-6). These registers are static RAM.

The SFRs can be classified into two sets, those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described here, while those related to a peripheral feature are described in the section for each peripheral feature.

The peripheral registers are in the banked portion of memory, while the core registers are in the unbanked region. To facilitate switching between the peripheral banks, the MOVLB bank instruction has been provided.

FIGURE 9-2: RA2 AND RA3 BLOCK DIAGRAM





 $\overline{OE}$  = SPEN,SYNC,TXEN,  $\overline{CREN}$ ,  $\overline{SREN}$  for RA4  $\overline{OE}$  = SPEN ( $\overline{SYNC}$ +SYNC, $\overline{CSRC}$ ) for RA5

Note: I/O pins have protection diodes to VDD and VSS.

TABLE 9-1:	POF	RIA FU	NCTI	ONS	

. . . . .

Name	Bit0	Buffer Type	Function
RA0/INT	bit0	ST	Input or external interrupt input.
RA1/T0CKI	bit1	ST	Input or clock input to the TMR0 timer/counter, and/or an external interrupt input.
RA2	bit2	ST	Input/Output. Output is open drain type.
RA3	bit3	ST	Input/Output. Output is open drain type.
RA4/RX/DT	bit4	ST	Input or USART Asynchronous Receive or USART Synchronous Data.
RA5/TX/CK	bit5	ST	Input or USART Asynchronous Transmit or USART Synchronous Clock.
RBPU	bit7	—	Control bit for PORTB weak pull-ups.

Legend: ST = Schmitt Trigger input.

### TABLE 9-2: REGISTERS/BITS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
10h, Bank 0	PORTA	RBPU	-	RA5	RA4	RA3	RA2	RA1/T0CKI	RA0/INT	0-xx xxxx	0-uu uuuu
05h, Unbanked	TOSTA	INTEDG	T0SE	TOCS	PS3	PS2	PS1	PS0	—	0000 000-	0000 000-
13h, Bank 0	RCSTA	SPEN	RC9	SREN	CREN	_	FERR	OERR	RC9D	0000 -00x	0000 -00u
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	—	_	TRMT	TX9D	00001x	00001u

Legend: x = unknown, u = unchanged, - = unimplemented reads as '0'. Shaded cells are not used by PORTA. Note 1: Other (non power-up) resets include: external reset through  $\overline{MCLR}$  and the Watchdog Timer Reset.

## TABLE 9-7: PORTD FUNCTIONS

Name	Bit	Buffer Type	Function
RD0/AD8	bit0	TTL	Input/Output or system bus address/data pin.
RD1/AD9	bit1	TTL	Input/Output or system bus address/data pin.
RD2/AD10	bit2	TTL	Input/Output or system bus address/data pin.
RD3/AD11	bit3	TTL	Input/Output or system bus address/data pin.
RD4/AD12	bit4	TTL	Input/Output or system bus address/data pin.
RD5/AD13	bit5	TTL	Input/Output or system bus address/data pin.
RD6/AD14	bit6	TTL	Input/Output or system bus address/data pin.
RD7/AD15	bit7	TTL	Input/Output or system bus address/data pin.

Legend: TTL = TTL input.

## TABLE 9-8: REGISTERS/BITS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
13h, Bank 1	PORTD	RD7/ AD15	RD6/ AD14	RD5/ AD13	RD4/ AD12	RD3/ AD11	RD2/ AD10	RD1/ AD9	RD0/ AD8	xxxx xxxx	uuuu uuuu
12h, Bank 1	DDRD	Data dired	ction registe		1111 1111	1111 1111					

Legend: x = unknown, u = unchanged.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

## 12.0 TIMER1, TIMER2, TIMER3, PWMS AND CAPTURES

The PIC17C4X has a wealth of timers and time-based functions to ease the implementation of control applications. These time-base functions include two PWM outputs and two Capture inputs.

Timer1 and Timer2 are two 8-bit incrementing timers, each with a period register (PR1 and PR2 respectively) and separate overflow interrupt flags. Timer1 and Timer2 can operate either as timers (increment on internal Fosc/4 clock) or as counters (increment on falling edge of external clock on pin RB4/TCLK12). They are also software configurable to operate as a single 16-bit timer. These timers are also used as the time-base for the PWM (pulse width modulation) module. Timer3 is a 16-bit timer/counter consisting of the TMR3H and TMR3L registers. This timer has four other associated registers. Two registers are used as a 16-bit period register or a 16-bit Capture1 register (PR3H/CA1H:PR3L/CA1L). The other two registers are strictly the Capture2 registers (CA2H:CA2L). Timer3 is the time-base for the two 16-bit captures.

TMR3 can be software configured to increment from the internal system clock or from an external signal on the RB5/TCLK3 pin.

Figure 12-1 and Figure 12-2 are the control registers for the operation of Timer1, Timer2, and Timer3, as well as PWM1, PWM2, Capture1, and Capture2.

## FIGURE 12-1: TCON1 REGISTER (ADDRESS: 16h, BANK 3)

R/W - 0 CA2ED1	R/W - 0         R/W - 0 <t< th=""><th>R = Readable bit</th></t<>	R = Readable bit
bit7	bit0	-n = Value at POR reset
bit 7-6:	<b>CA2ED1:CA2ED0</b> : Capture2 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge	
bit 5-4:	<ul> <li>CA1ED1:CA1ED0: Capture1 Mode Select bits</li> <li>00 = Capture on every falling edge</li> <li>01 = Capture on every rising edge</li> <li>10 = Capture on every 4th rising edge</li> <li>11 = Capture on every 16th rising edge</li> </ul>	
bit 3:	<b>T16</b> : Timer1:Timer2 Mode Select bit 1 = Timer1 and Timer2 form a 16-bit timer 0 = Timer1 and Timer2 are two 8-bit timers	
bit 2:	<b>TMR3CS</b> : Timer3 Clock Source Select bit 1 = TMR3 increments off the falling edge of the RB5/TCLK3 pin 0 = TMR3 increments off the internal clock	
bit 1:	<b>TMR2CS</b> : Timer2 Clock Source Select bit 1 = TMR2 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR2 increments off the internal clock	
bit 0:	<b>TMR1CS</b> : Timer1 Clock Source Select bit 1 = TMR1 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR1 increments off the internal clock	

## FIGURE 13-2: RCSTA REGISTER (ADDRESS: 13h, BANK 0)

					P 0	P 0	Рv								
SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	R = Readable bit							
bit7							bit 0	W = Writable bit -n = Value at POR reset (x = unknown)							
bit 7:	<b>SPEN</b> : Serial Port Enable bit 1 = Configures RA5/RX/DT and RA4/TX/CK pins as serial port pins 0 = Serial port disabled <b>PX0</b> : 0 bit Receive Enable bit														
bit 6:	<b>RX9</b> : 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception														
bit 5:	<ul> <li>SREN: Single Receive Enable bit This bit enables the reception of a single byte. After receiving the byte, this bit is automatically cleared. Synchronous mode: 1 = Enable reception 0 = Disable reception Note: This bit is ignored in synchronous slave reception. Asynchronous mode: Don't care</li> </ul>														
bit 4:	<b>CREN</b> : Co This bit er Asynchron 1 = Enable 0 = DisablSynchron $1 = Enable0 = Disabl$	ontinuous nables the nous mod e receptio les recepti ous mode es continu les continu	Receive Er continuou <u>e:</u> n on <u>:</u> ous recept uous recept	nable bit s receptic ion until ( tion	on of serial CREN is cle	data. eared (CRE	EN override	s SREN)							
bit 3:	Unimpler	nented: R	ead as '0'												
bit 2:	<b>FERR</b> : Fra 1 = Framir 0 = No fra	aming Erro ng error (L ming erro	or bit Jpdated by r	reading l	RCREG)										
bit 1:	<b>OERR</b> : Ov 1 = Overru 0 = No ove	verrun Err un (Cleare errun erro	or bit ed by cleari r	ng CREN	I)										
bit 0:	<b>RX9D</b> : 9th	n bit of rec	eive data (	can be th	e software	calculated	parity bit)								

### FIGURE 13-3: USART TRANSMIT









### FIGURE 13-5: ASYNCHRONOUS MASTER TRANSMISSION

## FIGURE 13-6: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)



### TABLE 13-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 0	TXREG	Serial port	t transmit r	egister	•					xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	_	—	TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG	Baud rate	xxxx xxxx	uuuu uuuu							

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for asynchronous transmission.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

RET	FIE	Return fi	rom Inte	rrupt			
Syn	tax:	[ label ]	RETFIE				
Ope	rands:	None					
Ope	eration:	$\begin{array}{l} TOS \rightarrow (I \\ 0 \rightarrow GLIN \\ PCLATH \end{array}$	TOS $\rightarrow$ (PC); 0 $\rightarrow$ GLINTD; PCLATH is unchanged.				
Stat	us Affected:	GLINTD					
Enc	oding:	0000	0000	0000	0101		
Description: Return from Interrupt. Stack is POP' and Top of Stack (TOS) is loaded in PC. Interrupts are enabled by clearin the GLINTD bit. GLINTD is the globa interrupt disable bit (CPUSTA<4>).					POP'ed ded in the clearing global <4>).		
Wor	ds:	1					
Сус	les:	2					
QC	ycle Activity:						
	Q1	Q2	Q3	3	Q4		
	Decode	Read register T0STA	Execu	ute	NOP		
	Forced NOP	NOP	Execu	ute	NOP		
<u>Exa</u>	mple:	RETFIE					
After Interrupt PC = TOS GLINTD = 0							

RET	LW	Return Li	teral to WRE	G				
Syn	tax:	[ label ]	RETLW k					
Ope	rands:	$0 \le k \le 25$	$0 \le k \le 255$					
Ope	ration:	k  ightarrow (WRE PCLATH is	$k \rightarrow (WREG); TOS \rightarrow (PC);$ PCLATH is unchanged					
Stat	us Affected:	None						
Enc	oding:	1011	0110 kkł	k kkkk				
Des	cription:	WREG is loaded with the eight bit litera 'k'. The program counter is loaded from the top of the stack (the return address The high address latch (PCLATH) remains unchanged.						
Wor	Words: 1							
Cyc	les:	2						
QC	ycle Activity:							
	Q1	Q2	Q3	Q4				
	Q1 Decode	Q2 Read literal 'k'	Q3 Execute	Q4 Write to WREG				
	Q1 Decode Forced NOP	Q2 Read literal 'k' NOP	Q3 Execute Execute	Q4 Write to WREG NOP				
<u>Exa</u>	Q1 Decode Forced NOP mple:	Q2 Read literal 'k' NOP CALL TAI : TABLE ADDWF PC RETLW k	Q3 Execute Execute BLE ; WREG con ; offset ; WREG no ; table of ; table of ; Begin table of ; Begin table of the second s	Q4 Write to WREG NOP ntains table value ow has value				
<u>Exa</u>	Q1 Decode Forced NOP mple:	Q2 Read literal 'k' NOP CALL TAI : TABLE ADDWF PK RETLW kt RETLW kt :	Q3 Execute Execute BLE ; WREG con ; offset ; WREG no ; table y C ; WREG = (0) ; Begin table y	Q4 Write to WREG NOP ntains table value ow has value				
<u>Exa</u>	Q1 Decode Forced NOP mple:	Q2 Read literal 'k' NOP CALL TAI : TABLE ADDWF PO RETLW ki : : : RETLW ki	Q3 Execute Execute BLE ; WREG con ; offset ; WREG n ; table of ; table of ; WREG = ( ) ; Begin table ; a ; End of f	Q4 Write to WREG NOP				
<u>Exa</u>	Q1 Decode Forced NOP mple: Before Instru WREG	Q2 Read literal 'k' NOP CALL TAI CALL TAI : TABLE ADDWF P( RETLW ki : : RETLW ki : : RETLW ki	Q3 Execute Execute BLE ; WREG con ; offset ; WREG no ; table v C ; WREG = o 0 ; Begin ta 1 ; n ; End of table v	Q4 Write to WREG NOP ntains table value ow has value				

RET	RETURN Return from Subroutine						
Synt	ax:	[ label ]	[label] RETURN				
Ope	rands:	None	None				
Ope	ration:	$TOS\toP$	$TOS \rightarrow PC;$				
State	us Affected:	None					
Enco	oding:	0000 0000 0000 0010					
Description: Return from subroutine. The stack is popped and the top of the stack (TC is loaded into the program counter.					stack is ack (TOS) ounter.		
Wor	ds:	1					
Cycl	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read register PCL*	Execu	ite	NOP		
	Forced NOP	NOP	Execu	ite	NOP		

\* Remember reading PCL causes PCLATH to be updated. This will be the high address of where the RETURN instruction is located.

Example: RETURN

After Interrupt PC = TOS

RLCF Rotate Left f through Carry					
Syntax:	[ label ]	RLCF	f,d		
Operands:	$0 \le f \le 25$	55			
	d ∈ [0,1]				
Operation:	$f < n > \rightarrow d$	l <n+1>;</n+1>			
	$f < l > \rightarrow 0$ $C \rightarrow d < 0$	;; >			
Status Affected:	C				
Encoding:	0001	101d	ffff	ffff	
Description:	The conte one bit to Flag. If 'd' WREG. If back in reg	nts of regi the left thr is 0 the re 'd' is 1 the gister 'f'.	ister 'f' are rough the esult is pla e result is	e rotated Carry aced in stored	
		reg	ister f		
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Execu	te V des	/rite to stination	
Example:	RLCF	RE	G,0		
Before Instru	uction				
REG C	= 1110 0 = 0	0110			
After Instruct REG WREG C	tion = 1110 0 = 1100 1 = 1	0110 1100			

SLEEP	Ente	r SLEEP m	ode			
Syntax:	[label] SLEEP					
Operands:	None	Э				
Operation:	00h -	$\rightarrow$ WDT;				
	$0 \rightarrow 0$	WDT postsc	aler;			
	$1 \rightarrow 0 \rightarrow 0$	10; PD				
Status Affecte	, υ iΩT ⋅⊦	ם ק				
Encoding:			0000	0.011		
	000	0000	0000	0011		
Description: The power down status bit (PD) is cleared. The time-out status bit (TC set. Watchdog Timer and its presca are cleared.				PD) is bit (TO) is prescaler		
	The p mode	The processor is put into SLEEP mode with the oscillator stopped.				
Words:	1					
Cycles:	1	1				
Q Cycle Activi	ty:					
Q1	Q2	Q3	3	Q4		
Decode	Read registe PCLAT	d Execu er TH	ute	NOP		
Example:	SLEE	P				
Before Instruction $\overline{TO} = ?$ $\overline{PD} = ?$						
After Instr	uction					
TO = PD =	= 1† = 0					

†	If WDT	causes	wake-up,	this b	it is cleared	ł
---	--------	--------	----------	--------	---------------	---

SUE	BLW	s	Subtract WREG from Literal					
Synt	ax:	[	label	] :	SUBLW	k		
Ope	rands:	0	≤ k ≤	≤ 2	55			
Ope	ration:	k	- (N	/RE	$\Xi G) \rightarrow (V$	VRE	G)	
Stat	us Affected:	С	V, C	, D	C, Z			
Enco	oding:	Γ	1013	1	0010	kk}	ck	kkkk
Des	cription:	V lit V	/REG eral ' /REG	6 is : k'. T 6.	subtracte he result	d fron is pla	n the aced	e eight bit in
Wor	ds:	1						
Cycl	es:	1						
QC	ycle Activity:							
	Q1		Q2		Q3			Q4
	Decode	F lite	Read eral 'k	.'	Execu	ite	۷	Vrite to NREG
<u>Exa</u>	<u>mple 1</u> :	S	UBLW	(	0x02			
	Before Instru WREG C After Instruct	ictior = = tion	ו 1 ?					
	WREG C Z	= = =	1 1 0	; re	esult is po	ositive		
<u>Exa</u>	<u>mple 2</u> :							
	Before Instru WREG C	ictior = =	ו 2 ?					
Exai	After Instruct WREG C Z mple 3:	tion = = =	0 1 1	; re	esult is ze	ero		
	Before Instru WREG C	ictior = =	ו 3 ?					
	After Instruct WREG C Z	tion = = =	FF 0 1	; (2 ; re	's comple esult is ne	ement egativ	t) e	

## Applicable Devices 42 R42 42A 43 R43 44

## FIGURE 18-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



### FIGURE 18-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



## Applicable Devices 42 R42 42A 43 R43 44

## FIGURE 18-9: TYPICAL IPD vs. VDD WATCHDOG DISABLED 25°C





FIGURE 18-10: MAXIMUM IPD vs. VDD WATCHDOG DISABLED

### Applicable Devices 42 R42 42A 43 R43 44

### FIGURE 19-1: PARAMETER MEASUREMENT INFORMATION

All timings are measure between high and low measurement points as indicated in the figures below.



## Applicable Devices 42 R42 42A 43 R43 44



#### FIGURE 19-3: CLKOUT AND I/O TIMING

TABLE 19-3:	<b>CLKOUT AND I/O TIMING REQUIREMENTS</b>

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
10	TosH2ckL	OSC1↓ to CLKOUT	÷	_	15‡	30 ‡	ns	Note 1
11	TosH2ckH	OSC1↓ to CLKOUT	$\uparrow$	_	15‡	30 ‡	ns	Note 1
12	TckR	CLKOUT rise time		—	5‡	15 ‡	ns	Note 1
13	TckF	CLKOUT fall time		—	5‡	15 ‡	ns	Note 1
14	TckH2ioV	CLKOUT ↑ to Port out valid	PIC17CR42/42A/43/ R43/44	—	_	0.5TCY + 20 ‡	ns	Note 1
			PIC17LCR42/42A/43/ R43/44	_	—	0.5TCY + 50 ‡	ns	Note 1
15	TioV2ckH	Port in valid before CLKOUT↑	PIC17CR42/42A/43/ R43/44	0.25Tcy + 25 ‡	_		ns	Note 1
			PIC17LCR42/42A/43/ R43/44	0.25Tcy + 50 ‡	—	—	ns	Note 1
16	TckH2iol	Port in hold after CL	KOUT↑	0 ‡	—	_	ns	Note 1
17	TosH2ioV	OSC1↓ (Q1 cycle) t	o Port out valid	—	—	100 ‡	ns	
18	TosH2iol	OSC1↓ (Q2 cycle) t (I/O in hold time)	OSC1↓ (Q2 cycle) to Port input invalid (I/O in hold time)		-	—	ns	
19	TioV2osH	Port input valid to OSC1 $\downarrow$ (I/O in setup time)		30 ‡	_	—	ns	
20	TioR	Port output rise time		—	10 ‡	35 ‡	ns	
21	TioF	Port output fall time	Port output fall time		10 ‡	35 ‡	ns	
22	TinHL	INT pin high or low	time	25 *	—		ns	
23	TrbHL	RB7:RB0 change I	IT high or low time	25 *	_		ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Measurements are taken in EC Mode where CLKOUT output is 4 x Tosc.

Applicable Devices 42 R42 42A 43 R43 44

## 20.0 PIC17CR42/42A/43/R43/44 DC AND AC CHARACTERISTICS

The graphs and tables provided in this section are for design guidance and are not tested nor guaranteed. In some graphs or tables the data presented is outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are ensured to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean +  $3\sigma$ ) and (mean -  $3\sigma$ ) respectively where  $\sigma$  is standard deviation.

### TABLE 20-1: PIN CAPACITANCE PER PACKAGE TYPE

Din Nama	Typical Capacitance (pF)						
	40-pin DIP	44-pin PLCC	44-pin MQFP	44-pin TQFP			
All pins, except MCLR, VDD, and Vss	10	10	10	10			
MCLR pin	20	20	20	20			

### FIGURE 20-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE



Applicable Devices 42 R42 42A 43 R43 44





FIGURE 20-12: MAXIMUM IPD vs. VDD WATCHDOG ENABLED

## Applicable Devices 42 R42 42A 43 R43 44

## FIGURE 20-17: IOL vs. VOL, VDD = 5V



### FIGURE 20-18: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS (TTL) VS. VDD

