

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


| Details | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 33MHz |
| Connectivity | UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 33 |
| Program Memory Size | 16KB (8K x 16) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 454 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 6V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-LCC (J-Lead) |
| Supplier Device Package | 44-PLCC (16.59x16.59) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic17c44t-33i-l |

FIGURE 3-1: PIC17C42 BLOCK DIAGRAM ALE, WR, OF OSC1, OSC2, OSC2, OSC3, AD <15:0> PORTC and PORTD DECODE SYSTEM BUS INTER-FACE FSR0 FSR1 ADDRESS LATCH PROGRAM MEMORY (EPROM/ROM) 2K x 16 DATA LATCH IR LATCH <16> ROM LATCH <16> 16 Q1, Q2, Q3, Q4 IR BUS <16> TABLE PTR<16> CONTROL OUTPUTS 16 INSTRUCTION DECODER TABLE LATCH <16> STACK 16 x 16 CONTROL SIGNALS TO CPU РС PCLATH<8> LITERAL PC H INTERRUPT MODULE IR BUS <7:0> IR <2:0> RAM ADDR BUFFER DATA RAM 232x8 DATA LATCH 4 BSR <8> SUB ATAD IR <7> READ/WRITE DECODE FOR REGISTERS MAPPED IN DATA SPACE WRF DATA BUS <8> RDF PERIPHERALS - ___RA1/T0CKI Timer0 MODULE SERIAL PORT DIGITAL I/O PORTS A, B RA0/INT WREG <8> IR BUS <16> 9 ω RA1/ TOCKI 9 BITOP SHIFTER ALU PORTA RA0/INT RA1/TOCKI RA2 RA3 RA4/RX/DT RA5/TX/CK

6.1.2 EXTERNAL MEMORY INTERFACE

When either microprocessor or extended microcontroller mode is selected, PORTC, PORTD and PORTE are configured as the system bus. PORTC and PORTD are the multiplexed address/data bus and PORTE is for the control signals. External components are needed to demultiplex the address and data. This can be done as shown in Figure 6-4. The waveforms of address and data are shown in Figure 6-3. For complete timings, please refer to the electrical specification section.

FIGURE 6-3: EXTERNAL PROGRAM MEMORY ACCESS WAVEFORMS



The system bus requires that there is no bus conflict (minimal leakage), so the output value (address) will be capacitively held at the desired value.

As the speed of the processor increases, external EPROM memory with faster access time must be used. Table 6-2 lists external memory speed requirements for a given PIC17C4X device frequency.

In extended microcontroller mode, when the device is executing out of internal memory, the control signals will continue to be active. That is, they indicate the action that is occurring in the internal memory. The external memory access is ignored.

This following selection is for use with Microchip EPROMs. For interfacing to other manufacturers memory, please refer to the electrical specifications of the desired PIC17C4X device, as well as the desired memory device to ensure compatibility.


TABLE 6-2: EPROM MEMORY ACCESS TIME ORDERING SUFFIX

| PIC17C4X | Instruction | EPRON | /I Suffix |
|-------------------------|------------------|----------|----------------------|
| Oscillator Frequency | Cycle Time (TcY) | PIC17C42 | PIC17C43 PIC17C44 |
| 8 MHz | 500 ns | -25 | -25 |
| 16 MHz | 250 ns | -12 | -15 |
| 20 MHz | 200 ns | -90 | -10 |
| 25 MHz | 160 ns | N.A. | -70 |
| 33 MHz | 121 ns | N.A. | (1) |

Note 1: The access times for this requires the use of fast SRAMS.

Note: The external memory interface is not supported for the LC devices.

FIGURE 6-4: TYPICAL EXTERNAL PROGRAM MEMORY CONNECTION DIAGRAM



7.3 Table Reads

The table read allows the program memory to be read. This allows constant data to be stored in the program memory space, and retrieved into data memory when needed. Example 7-2 reads the 16-bit value at program memory address TBLPTR. After the dummy byte has been read from the TABLATH, the TABLATH is loaded with the 16-bit data from program memory address TBLPTR + 1. The first read loads the data into the latch, and can be considered a dummy read (unknown data loaded into 'f'). INDFO should be configured for either auto-increment or auto-decrement.

EXAMPLE 7-2: TABLE READ

HIGH (TBL_ADDR) ; Load the Table MOVLW MOVWF TBLPTRH address LOW (TBL_ADDR) MOVLW MOVWF TBLPTRL TABLRD 0,0,DUMMY ; Dummy read, ; Updates TABLATCH TLRD 1, INDF0 ; Read HI byte of TABLATCH TABLRD 0,1,INDF0 ; Read LO byte of TABLATCH and Update TABLATCH

FIGURE 7-7: TABLRD TIMING




FIGURE 7-8: TABLRD TIMING (CONSECUTIVE TABLRD INSTRUCTIONS)




TABLE 9-5: PORTC FUNCTIONS

| Name | Bit | Buffer Type | Function |
|---------|------|-------------|--|
| RC0/AD0 | bit0 | TTL | Input/Output or system bus address/data pin. |
| RC1/AD1 | bit1 | TTL | Input/Output or system bus address/data pin. |
| RC2/AD2 | bit2 | TTL | Input/Output or system bus address/data pin. |
| RC3/AD3 | bit3 | TTL | Input/Output or system bus address/data pin. |
| RC4/AD4 | bit4 | TTL | Input/Output or system bus address/data pin. |
| RC5/AD5 | bit5 | TTL | Input/Output or system bus address/data pin. |
| RC6/AD6 | bit6 | TTL | Input/Output or system bus address/data pin. |
| RC7/AD7 | bit7 | TTL | Input/Output or system bus address/data pin. |

Legend: TTL = TTL input.

TABLE 9-6: REGISTERS/BITS ASSOCIATED WITH PORTC

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other resets (Note1) |
|-------------|-------|--------------------------------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------------------------|-----------------------------------|
| 11h, Bank 1 | PORTC | RC7/ AD7 | RC6/ AD6 | RC5/ AD5 | RC4/ AD4 | RC3/ AD3 | RC2/ AD2 | RC1/ AD1 | RC0/ AD0 | xxxx xxxx | uuuu uuuu |
| 10h, Bank 1 | DDRC | RC Data direction register for PORTC | | | | | | | 1111 1111 | 1111 1111 | |

Legend: x = unknown, u = unchanged.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

9.5 <u>I/O Programming Considerations</u>

9.5.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. For example, the BCF and BSF instructions read the register into the CPU, execute the bit operation, and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (e.g. bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Reading a port reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (BCF , BSF, BTG, etc.) on a port, the value of the port pins is read, the desired operation is performed with this value, and the value is then written to the port latch.

Example 9-5 shows the effect of two sequential read-modify-write instructions on an I/O port

EXAMPLE 9-5: READ MODIFY WRITE INSTRUCTIONS ON AN I/O PORT


```
; Initial PORT settings: PORTB<7:4> Inputs
                         PORTB<3:0> Outputs
; PORTB<7:6> have pull-ups and are
; not connected to other circuitry
                        PORT latch PORT pins
;
                        _____
                                    _____
;
         PORTB, 7
   BCF
                        01pp pppp
                                    11pp pppp
         PORTB, 6
                        10pp pppp
                                    11pp pppp
   BCF
         DDRB. 7
                        10pp pppp
                                    11pp pppp
   BCF
         DDRB, 6
                        10pp pppp
                                    10pp pppp
; Note that the user may have expected the
 pin values to be 00pp pppp. The 2nd BCF
; caused RB7 to be latched as the pin value
; (High).
```

Note: A pin actively outputting a Low or High should not be driven from external devices in order to change the level on this pin (i.e. "wired-or", "wired-and"). The resulting high output currents may damage the device.

9.5.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 9-9). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before executing the instruction that reads the values on that I/O port. Otherwise, the previous state of that pin may be read into the CPU rather than the "new" state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.





12.0 TIMER1, TIMER2, TIMER3, PWMS AND CAPTURES

The PIC17C4X has a wealth of timers and time-based functions to ease the implementation of control applications. These time-base functions include two PWM outputs and two Capture inputs.

Timer1 and Timer2 are two 8-bit incrementing timers, each with a period register (PR1 and PR2 respectively) and separate overflow interrupt flags. Timer1 and Timer2 can operate either as timers (increment on internal Fosc/4 clock) or as counters (increment on falling edge of external clock on pin RB4/TCLK12). They are also software configurable to operate as a single 16-bit timer. These timers are also used as the time-base for the PWM (pulse width modulation) module.

Timer3 is a 16-bit timer/counter consisting of the TMR3H and TMR3L registers. This timer has four other associated registers. Two registers are used as a 16-bit period register or a 16-bit Capture1 register (PR3H/CA1H:PR3L/CA1L). The other two registers are strictly the Capture2 registers (CA2H:CA2L). Timer3 is the time-base for the two 16-bit captures.

TMR3 can be software configured to increment from the internal system clock or from an external signal on the RB5/TCLK3 pin.

Figure 12-1 and Figure 12-2 are the control registers for the operation of Timer1, Timer2, and Timer3, as well as PWM1, PWM2, Capture1, and Capture2.

FIGURE 12-1: TCON1 REGISTER (ADDRESS: 16h, BANK 3)

| | R/W - 0 R/W - | R = Readable bit |
|----------|---|---|
| bit7 | bit0 | W = Writable bit -n = Value at POR reset |
| bit 7-6: | CA2ED1:CA2ED0: Capture2 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge | |
| bit 5-4: | CA1ED1:CA1ED0: Capture1 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge | |
| bit 3: | T16: Timer1:Timer2 Mode Select bit 1 = Timer1 and Timer2 form a 16-bit timer 0 = Timer1 and Timer2 are two 8-bit timers | |
| bit 2: | TMR3CS : Timer3 Clock Source Select bit 1 = TMR3 increments off the falling edge of the RB5/TCLK3 pin 0 = TMR3 increments off the internal clock | |
| bit 1: | TMR2CS: Timer2 Clock Source Select bit 1 = TMR2 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR2 increments off the internal clock | |
| bit 0: | TMR1CS: Timer1 Clock Source Select bit 1 = TMR1 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR1 increments off the internal clock | |

TABLE 13-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other resets (Note1) |
|-------------|--|-------|--------|--------|--------|-------|-------|-----------|-----------|-------------------------------|---|
| 16h, Bank 1 | PIR | RBIF | TMR3IF | TMR2IF | TMR1IF | CA2IF | CA1IF | TXIF | RCIF | 0000 0010 | 0000 0010 |
| 13h, Bank 0 | RCSTA | SPEN | RX9 | SREN | CREN | _ | FERR | OERR | RX9D | 0000 -00x | 0000 -00u |
| 14h, Bank 0 | RCREG | RX7 | RX6 | RX5 | RX4 | RX3 | RX2 | RX1 | RX0 | xxxx xxxx | uuuu uuuu |
| 17h, Bank 1 | PIE | RBIE | TMR3IE | TMR2IE | TMR1IE | CA2IE | CA1IE | TXIE | RCIE | 0000 0000 | 0000 0000 |
| 15h, Bank 0 | TXSTA | CSRC | TX9 | TXEN | SYNC | _ | _ | TRMT | TX9D | 00001x | 00001u |
| 17h, Bank 0 | 17h, Bank 0 SPBRG Baud rate generator register | | | | | | | xxxx xxxx | uuuu uuuu | | |

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous master reception.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

PIC17C4X

| BTF | SS | Bit Test, s | skip if Se | t | | | | |
|------------|----------------|---|---------------------|--------|------|--|--|--|
| Synt | ax: | [label] B | [label] BTFSS f,b | | | | | |
| Ope | rands: | $0 \le f \le 12$ | 7 | | | | | |
| | | $0 \le b < 7$ | | | | | | |
| Ope | ration: | skip if (f <b< td=""><td>o>) = 1</td><td></td><td></td></b<> | o>) = 1 | | | | | |
| Stat | us Affected: | None | | | | | | |
| Ence | oding: | 1001 | 0bbb | ffff | ffff | | | |
| Des | cription: | If bit 'b' in register 'f' is 1 then the next instruction is skipped. If bit 'b' is 1, then the next instruction fetched during the current instruction execution, is discarded and an NOP is executed instead, making this a two-cycle instruction. | | | | | | |
| Wor | ds: | 1 | | | | | | |
| Cycl | es: | 1(2) | | | | | | |
| Q C | ycle Activity: | | | | | | | |
| | Q1 | Q2 | Q3 | 1 | Q4 | | | |
| | Decode | Read register 'f' | Execu | ute | NOP | | | |
| If sk | ip: | | • | • | | | | |
| | Q1 | Q2 | Q3 | 1 | Q4 | | | |
| | Forced NOP | NOP | Execu | ıte | NOP | | | |
| <u>Exa</u> | mple: | HERE I | | FLAG,1 | | | | |
| | Before Instru | | | | | | | |
| | PC | = ad | ldress (HE | RE) | | | | |

0;

address (FALSE)

address (TRUE)

| BTG | | Bit Toggl | e f | | | | | |
|-------|-------------------------|------------------------------------|------------------------------------|------------|--------------------|--|--|--|
| Synt | ax: | [label] E | [label] BTG f,b | | | | | |
| Ope | rands: | $0 \le f \le 25$ $0 \le b < 7$ | $0 \le f \le 255$ $0 \le b < 7$ | | | | | |
| Ope | ration: | $(\overline{f{<}b{>}})\rightarrow$ | (f) | | | | | |
| Statu | us Affected: | None | | | | | | |
| Enco | oding: | 0011 | 1bbb | ffff | ffff | | | |
| Desc | cription: | Bit 'b' in da inverted. | ta memory | location ' | f' is | | | |
| Word | ds: | 1 | | | | | | |
| Cycle | es: | 1 | | | | | | |
| Q Cy | cle Activity: | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | |
| | Decode | Read register 'f' | Execut | · · | Vrite ister 'f' | | | |
| Exar | nple: | BTG | PORTC, | 4 | | | | |
| | Before Instru PORTC | | 0101 [0x7 5 | 5] | | | | |
| | After Instruct PORTC | tion: = 0110 | 0101 [0x6 5 | 5] | | | | |
| | | | | | | | | |

After Instruction
If FLAG<1>

PC

If FLAG<1> PC

| CPFSLT | | f with WREG | i, | DAW | Decimal Adj | ust WREG Register |
|--------------------------|--|--|------------------------|--|---------------------------------------|---|
| | skip if f < | | | Syntax: | [<i>label</i>] DAW | f,s |
| Syntax: | [label] (| CPFSLT f | | Operands: | $0 \le f \le 255$ | |
| Operands: | $0 \le f \le 25$ | 5 | | | s ∈ [0,1] | |
| Operation: | (f) – (WREG skip if (f) < (unsigned of | | | Operation: | • | >>9] .OR. [DC = 1] then 0> + 6 \rightarrow f<3:0>, s<3:0>; |
| Status Affected: | None | . , | | | WREG<3:0 | $0> \to f<3:0>, s<3:0>;$ |
| Encoding: | 0011 | 0000 fff | f ffff | | If [WREG<7:4> | >>9] .OR. [C = 1] then |
| Description: | location 'f' t performing | the contents of to the contents an unsigned su | of WREG by ubtraction. | Status Affected | else WREG<7:4 | 4> + 6 → f<7:4>, s<7:4> 4> → f<7:4>, s<7:4> |
| | | en the fetched in | | Encoding: | 0010 11 | lls ffff ffff |
| | discarded a instead mation. | and an NOP is eath | executed | Description: | WREG resulting tion of two variations | ne eight bit value in ng from the earlier addi- ables (each in packed |
| Words: | 1 | | | | packed BCD re | nd produces a correct esult. |
| Cycles: | 1 (2) | | | | | t is placed in Data |
| Q Cycle Activity: | | | | | memo WRE | ory location 'f' and G. |
| Q1 Decode | Q2 Read | Q3 Execute | Q4 NOP | | | t is placed in Data |
| Decode | register 'f' | Execute | NOP | | memo | ory location 'f'. |
| If skip: | | | | Words: | 1 | |
| Q1 | Q2 | Q3 | Q4 | Cycles: | 1 | |
| Forced NOP | NOP | Execute | NOP | Q Cycle Activit | = | |
| Example: Before Instru | NLESS LESS | CPFSLT REG : : | | Q1 Decode | Q2 Read register 'f' | Q3 Q4 Execute Write register 'f' and other |
| PC | | ddress (HERE) | | | | specified register |
| W | = ? | | | Example1: | DAW REG1, | , , |
| After Instruct If REG | | REG; | | Example i: Before Ins | | U |
| PC If REG PC | = Ac ≥ W | ddress (LESS) REG; ddress (NLESS |) | WREG REG1 C DC | $\Theta = 0xA5$ | |
| | | | | After Instr WREG REG1 C DC <u>Example 2</u> : | $\Theta = 0x05$ | |
| | | | | Before Ins WREG REG1 C DC | G = 0xCE | |

After Instruction WREG =

REG1

DC

0x24

0x24

0

| MULLW | Multiply Literal with WREG |
|-------------------|--|
| Syntax: | [label] MULLW k |
| Operands: | $0 \le k \le 255$ |
| Operation: | $(k\;x\;WREG)\toPRODH\!:\!PRODL$ |
| Status Affected: | None |
| Encoding: | 1011 1100 kkkk kkkk |
| Description: | An unsigned multiplication is carried out between the contents of WREG and the 8-bit literal 'k'. The 16-bit result is placed in PRODH:PRODL register pair. PRODH contains the high byte. WREG is unchanged. None of the status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected. |
| Words: | 1 |
| Cycles: | 1 |
| Q Cycle Activity: | |

| Q1 | Q2 | Q3 | Q4 |
|--------|---------------------|---------|---------------------------------------|
| Decode | Read literal 'k' | Execute | Write registers PRODH: PRODL |

Example: MULLW 0xC4

Before Instruction

WREG 0xE2 **PRODH** ? **PRODL** ?

After Instruction

WREG 0xC4 **PRODH** 0xAD **PRODL** 0x08

Note: This instruction is not available in the PIC17C42 device.

MULWF Multiply WREG with f

[label] MULWF f Syntax:

 $0 \le f \le 255$ (WREG x f) \rightarrow PRODH:PRODL Operation:

Status Affected: None

Operands:

Encoding: 0011 0100 ffff ffff

Description: An unsigned multiplication is carried out between the contents of WREG and the register file location 'f'. The 16-bit result is stored in the

> PRODH:PRODL register pair. PRODH contains the high byte. Both WREG and 'f' are unchanged. None of the status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected.

Words: Cycles: 1

Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
|--------|--------------|---------|-----------|
| Decode | Read | Execute | Write |
| | register 'f' | | registers |
| | | | PRODH: |
| | | | PRODL |

Example: MULWF REG

Before Instruction

WREG 0xC4 REG 0xB5 **PRODH PRODL** ?

After Instruction

WREG 0xC4 REG 0xB5 **PRODH** A8x0 **PRODL** 0x94

Note: This instruction is not available in the PIC17C42 device.

PIC17C4X

| NEGW | Negate W | | | | | |
|------------------|---|------|-----|--|--|--|
| Syntax: | [label] | NEGW | f,s | | | |
| Operands: | $0 \le F \le 2s$ $s \in [0,1]$ | 55 | | | | |
| Operation: | $\frac{\overline{WREG} + 1 \to (f);}{\overline{WREG} + 1 \to s}$ | | | | | |
| Status Affected: | OV, C, DC, Z | | | | | |
| Encoding: | 0010 110s ffff ffff | | | | | |
| Description: | WREG is negated using two's complement. If 's' is 0 the result is placed in WREG and data memory location 'f'. If 's' is 1 the result is placed only in data memory location 'f'. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |

| Q1 | Q2 | Q3 | Q4 |
|--------|----------------------|---------|---|
| Decode | Read register 'f' | Execute | Write register 'f' and other specified register |

Example: NEGW REG, 0

Before Instruction

Q Cycle Activity:

WREG = 0011 1010 [0x3A], REG = 1010 1011 [0xAB]

After Instruction

WREG = 1100 0111 [0xC6] REG = 1100 0111 [0xC6]

| NOP No Operation | | | | | | |
|------------------------------|----------------|-----------|-------|---|--|------|
| Synt | ax: | [label] | NOP | | | |
| Ope | rands: | None | | | | |
| Ope | ration: | No opera | ition | | | |
| Stat | us Affected: | None | | | | |
| Encoding: 0000 0000 0000 000 | | | | | | 0000 |
| Des | cription: | No operat | ion. | | | |
| Wor | ds: | 1 | | | | |
| Cycl | es: | 1 | | | | |
| Q C | ycle Activity: | | | | | |
| | Q1 | Q2 | Q | 3 | | Q4 |
| Decode NOP Execute NOP | | | | | | NOP |

Example:

None.

SLEEP Enter SLEEP mode

Syntax: [label] SLEEP

Operands: None

Operation: 00h \rightarrow WDT;

 $0 \rightarrow WDT$ postscaler;

 $1 \rightarrow \overline{TO}$; $0 \rightarrow \overline{PD}$

TO, PD Status Affected:

Encoding: 0000 0000 0000 0011

The power down status bit (\overline{PD}) is Description: cleared. The time-out status bit (\overline{TO}) is

set. Watchdog Timer and its prescaler

are cleared.

The processor is put into SLEEP

mode with the oscillator stopped.

Words: Cycles: 1

Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
|--------|----------------------------|---------|-----|
| Decode | Read register PCLATH | Execute | NOP |

Example: SLEEP

Before Instruction

TO = PD =

After Instruction

TO = PD = 0

† If WDT causes wake-up, this bit is cleared

SUBLW Subtract WREG from Literal

Syntax: [label] SUBLW k

Operands: $0 \le k \le 255$

Operation: $k - (WREG) \rightarrow (WREG)$

Status Affected: OV, C, DC, Z

Encoding: 1011 0010 kkkk

WREG is subtracted from the eight bit Description: literal 'k'. The result is placed in

WREG.

Words: 1 Cycles:

Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
|--------|-------------|---------|----------|
| Decode | Read | Execute | Write to |
| | literal 'k' | | WRFG |

Example 1: SUBLW 0x02

Before Instruction

WREG С ?

After Instruction

WREG

С ; result is positive 1

Z 0

Example 2:

Before Instruction

WREG С

After Instruction

WREG 0

С ; result is zero

Ζ

Example 3:

Before Instruction

WREG

С

After Instruction

WREG FF ; (2's complement) С ; result is negative 0

Z 1

TABLE 16-1: DEVELOPMENT TOOLS FROM MICROCHIP

| Product | ** MPLAB™ Integrated Development Environment | MPLAB™ C Compiler | MP-DriveWay Applications Code Generator | fuzzyTECH®-MP Explorer/Edition Fuzzy Logic Dev. Tool | *** PICMASTER®/ PICMASTER-CE In-Circuit Emulator | ICEPIC Low-Cost In-Circuit Emulator | ***PRO MATE™ II Universal Microchip Programmer | PICSTART® Lite Ultra Low-Cost Dev. Kit | PICSTART® Plus Low-Cost Universal Dev. Kit |
|---|---|----------------------------|--|---|---|--|---|---|---|
| PIC12C508, 509 | SW007002 | SW006005 | I | I | EM167015/ EM167101 | I | DV007003 | I | DV003001 |
| PIC14000 | SW007002 | SW006005 | I | I | EM147001/ EM147101 | 1 | DV007003 | I | DV003001 |
| PIC16C52, 54, 54A, 55, 56, 57, 58A | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167015/ EM167101 | EM167201 | DV007003 | DV162003 | DV003001 |
| PIC16C554, 556, 558 | SW007002 | SW006005 | 1 | DV005001/ DV005002 | EM167033/ EM167113 | | DV007003 | I | DV003001 |
| PIC16C61 | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167021/ N/A | EM167205 | DV007003 | DV162003 | DV003001 |
| PIC16C62, 62A, 64, 64A | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167025/ EM167103 | EM167203 | DV007003 | DV162002 | DV003001 |
| PIC16C620, 621, 622 | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167023/ EM167109 | EM167202 | DV007003 | DV162003 | DV003001 |
| PIC16C63, 65, 65A, 73, 73A, 74, 74A | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167025/ EM167103 | EM167204 | DV007003 | DV162002 | DV003001 |
| PIC16C642, 662* | SW007002 | SW006005 | | I | EM167035/ EM167105 | İ | DV007003 | DV162002 | DV003001 |
| PIC16C71 | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167027/ EM167105 | EM167205 | DV007003 | DV162003 | DV003001 |
| PIC16C710, 711 | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167027/ EM167105 | 1 | DV007003 | DV162003 | DV003001 |
| PIC16C72 | SW007002 | SW006005 | SW006006 | I | EM167025/ EM167103 | 1 | DV007003 | DV162002 | DV003001 |
| PIC16F83 | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167029/ EM167107 | 1 | DV007003 | DV162003 | DV003001 |
| PIC16C84 | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167029/ EM167107 | EM167206 | DV007003 | DV162003 | DV003001 |
| PIC16F84 | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167029/ EM167107 | 1 | DV007003 | DV162003 | DV003001 |
| PIC16C923, 924* | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167031/ EM167111 | | DV007003 | 1 | DV003001 |
| PIC17C42, 42A, 43, 44 | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM177007/ EM177107 | 1 | DV007003 | I | DV003001 |
| *Contact Microchip Technology for availability date **MPLAB Integrated Development Environment includes MPLAB-SIM Simulator and MPASM Assembler | inology for availa velopment Enviro | ability date | s MPLAB-SIM Si | mulator and | ***AII PICMASTER and PICMA PRO MATE II programmer ****PRO MATE socket modules: ordering guide for specific to | and PICMAST rogrammer t modules are or specific ord | II PICMASTER and PICMASTER-CE ordering pa PRO MATE II programmer RO MATE socket modules are ordered separately ordering guide for specific ordering part numbers | ***All PICMASTER and PICMASTER-CE ordering part numbers above include PRO MATE II programmer PRO MATE II programmer PRO MATE socket modules are ordered separately. See development systems ordering guide for specific ordering part numbers | lude stems |
| Product | TRUEGAUG | TRUEGAUGE® Development Kit | | SEEVAL® Designers Kit | Hopping Code Security Programmer Kit | Security Prog | | Hopping Code Security Eval/Demo Kit | ity Eval/Demo Kit |
| All 2 wire and 3 wire Serial EEPROM's | | N/A | | DV243001 | | N/A | | N/A | |
| MTA11200B | | DV114001 | | N/A | | N/A | | N/A | |
| HCS200, 300, 301 * | | N/A | | N/A | | PG306001 | | DM303001 | 001 |

Applicable Devices 42 R42 42A 43 R43 44

| | Standard Operating Conditions (unless otherwise stated) Operating temperature | | | | | | | |
|--------------------|--|--|--------------------|-----------|------------|--------|--|--|
| DC CHARACTERISTICS | | | -40°C ≤ TA ≤ +40°C | | | | | |
| | | | Operating v | oltage Vi | od range a | s desc | ribed in Section 17.1 | |
| Parameter | | | | | | | | |
| No. | Sym | Characteristic | Min | Typ† | Max | Units | Conditions | |
| | | Internal Program Memory Programming Specs (Note 4) | | | | | | |
| D110 | VPP | Voltage on MCLR/VPP pin | 12.75 | _ | 13.25 | V | Note 5 | |
| D111 | VDDP | Supply voltage during programming | 4.75 | 5.0 | 5.25 | V | | |
| D112 | IPP | Current into MCLR/VPP pin | _ | 25 ‡ | 50 ‡ | mA | | |
| D113 | IDDP | Supply current during programming | _ | _ | 30 ‡ | mA | | |
| D114 | TPROG | Programming pulse width | 10 | 100 | 1000 | μs | Terminated via internal/exter- nal interrupt or a reset | |

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- † These parameters are for design guidance only and are not tested, nor characterized.
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.
 - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as coming out of the pin.
 - 4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).
 - 5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.
 - 6: For TTL buffers, the better of the two specifications may be used.

Note: When using the Table Write for internal programming, the device temperature must be less than 40°C.

Applicable Devices | 42 | R42 | 42A | 43 | R43 | 44

FIGURE 18-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD




TABLE 18-2: RC OSCILLATOR FREQUENCIES

| Cext | Rext | Average Fosc @ 5V, 25°C | | |
|--------|------|----------------------------|-------|--|
| 22 pF | 10k | 3.33 MHz | ± 12% | |
| | 100k | 353 kHz | ± 13% | |
| 100 pF | 3.3k | 3.54 MHz | ± 10% | |
| | 5.1k | 2.43 MHz | ± 14% | |
| | 10k | 1.30 MHz | ± 17% | |
| | 100k | 129 kHz | ± 10% | |
| 300 pF | 3.3k | 1.54 MHz | ± 14% | |
| | 5.1k | 980 kHz | ± 12% | |
| | 10k | 564 kHz | ± 16% | |
| | 160k | 35 kHz | ± 18% | |

PIC17C4X

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 18-5: TRANSCONDUCTANCE (gm) OF LF OSCILLATOR vs. VDD





FIGURE 18-6: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD



Applicable Devices | 42 | R42 | 42A | 43 | R43 | 44

FIGURE 18-19: VTH, VIL of I/O PINS (SCHMITT TRIGGER) vs. VDD





FIGURE 18-20: VTH (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT AND LF MODES) vs. VDD



Applicable Devices 42 R42 42A 43 R43 44

FIGURE 19-5: TIMERO CLOCK TIMINGS




TABLE 19-5: TIMERO CLOCK REQUIREMENTS

| Parameter No. | Sym | Characteristic | | Min | Тур† | Max | Units | Conditions |
|---------------|------|------------------------|----------------|---------------------------------|------|-----|-------|--------------------|
| 40 | Tt0H | T0CKI High Pulse Width | No Prescaler | 0.5Tcy + 20 § | _ | _ | ns | |
| | | | With Prescaler | 10* | _ | _ | ns | |
| 41 | Tt0L | T0CKI Low Pulse Width | No Prescaler | 0.5Tcy + 20 § | _ | _ | ns | |
| | | | With Prescaler | 10* | _ | _ | ns | |
| 42 | Tt0P | T0CKI Period | | Greater of: | _ | _ | ns | N = prescale value |
| | | | | 20 ns or <u>Tcy + 40 §</u> N | | | | (1, 2, 4,, 256) |

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- § This specification ensured by design.

FIGURE 19-6: TIMER1, TIMER2, AND TIMER3 CLOCK TIMINGS




TABLE 19-6: TIMER1, TIMER2, AND TIMER3 CLOCK REQUIREMENTS

| Parameter | | | | Тур | | | |
|-----------|-----------|---|-----------------|-----|---------|-------|------------------------------------|
| No. | Sym | Characteristic | Min | † | Max | Units | Conditions |
| 45 | Tt123H | TCLK12 and TCLK3 high time | 0.5Tcy + 20 § | _ | _ | ns | |
| 46 | Tt123L | TCLK12 and TCLK3 low time | 0.5Tcy + 20 § | _ | _ | ns | |
| 47 | Tt123P | TCLK12 and TCLK3 input period | Tcy + 40 § N | _ | _ | | N = prescale value (1, 2, 4, 8) |
| 48 | TckE2tmrl | Delay from selected External Clock Edge to Timer increment | 2Tosc § | | 6Tosc § | | |

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- § This specification ensured by design.

Applicable Devices | 42 | R42 | 42A | 43 | R43 | 44

FIGURE 20-5: TRANSCONDUCTANCE (gm) OF LF OSCILLATOR vs. VDD





FIGURE 20-6: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD



INDEX CA1IE23 CA1IF24 CA1OVF72 Α CA2ED071 CA2ED171 ADDLW112 CA2H20, 35 ADDWF112 CA2IE23, 78 ADDWFC113 CA2IF24, 78 ALU9 ALU STATUS Register (ALUSTA)36 CA2OVF72 ALUSTA34, 36, 108 Calculating Baud Rate Error86 ALUSTA Register36 CALL39, 117 ANDLW113 Capacitor Selection ANDWF114 Ceramic Resonators101 Application Notes Crystal Oscillator101 AN55255 Capture71, 78 Assembler144 Capture Sequence to Read Example78 Asynchronous Master Transmission90 Capture1 Asynchronous Transmitter89 Mode71 Overflow72 Capture2 В Mode 71 Overflow72 Bank Select Register (BSR)42 Carry (C)9 Banking42 Ceramic Resonators100 Baud Rate Formula86 Circular Buffer39 Baud Rate Generator (BRG)86 Clearing the Prescaler103 **Baud Rates** Clock/Instruction Cycle (Figure)14 Asynchronous Mode88 Clocking Scheme/Instruction Cycle (Section)14 Synchronous Mode87 CLRF117 BCF114 CLRWDT118 Bit Manipulation108 Code Protection99, 106 **Block Diagrams** COMF118 On-chip Reset Circuit15 Configuration PIC17C4210 Bits100 PORTD60 Locations100 Oscillator100 Word99 RA0 and RA153 CPFSEQ119 RA2 and RA354 CPFSGT119 RA4 and RA554 CPFSLT120 RB3:RB2 Port Pins56 CPU STATUS Register (CPUSTA)37 RB7:RB4 and RB1:RB0 Port Pins55 CPUSTA34, 37, 105 RC7:RC0 Port Pins58 CREN84 Timer3 with One Capture and One Period Register .. 78 Crystal Operation, Overtone Crystals101 TMR1 and TMR2 in 16-bit Timer/Counter Mode 74 Crystal or Ceramic Resonator Operation100 TMR1 and TMR2 in Two 8-bit Timer/Counter Mode .. 73 TMR3 with Two Capture Registers79 CSRC83 WDT104 BORROW9 BRG86 D BSF115 Data Memory BSR34, 42 GPR29, 32 BSR Operation42 Indirect Addressing39 BTFSC115 Organization32 BTFSS116 SFR29, 32 BTG116 Transfer to Program Memory43 DAW120 DC9, 36 C DDRB19, 34, 55 DDRC19, 34, 58 DDRD19, 34, 60 C Compiler (MP-C)145 DDRE19, 34, 62 DECF121 CA1ED071 DECFSNZ122 CA1ED171 DECFSZ121