



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 33MHz |
| Connectivity | UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 33 |
| Program Memory Size | 16KB (8K x 16) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 454 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 6V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-TQFP |
| Supplier Device Package | 44-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic17c44t-33i-pt |

PIC17C4X

NOTES:

6.2.2.2 CPU STATUS REGISTER (CPUSTA)

The CPUSTA register contains the status and control bits for the CPU. This register is used to globally enable/disable interrupts. If only a specific interrupt is desired to be enabled/disabled, please refer to the INTerrupt Status (INTSTA) register and the Peripheral Interrupt Enable (PIE) register. This register also indicates if the stack is available and contains the Power-down (\overline{PD}) and Time-out (\overline{TO}) bits. The \overline{TO} , \overline{PD} , and STKAV bits are not writable. These bits are set and cleared according to device logic. Therefore, the result of an instruction with the CPUSTA register as destination may be different than intended.

FIGURE 6-8: CPUSTA REGISTER (ADDRESS: 06h, UNBANKED)

| U - 0 | U - 0 | R - 1 | R/W - 1 | R - 1 | R - 1 | U - 0 | U - 0 |
|-------|-------|-------|---------|-----------------|-----------------|-------|-------|
| — | — | STKAV | GLINTD | \overline{TO} | \overline{PD} | — | — |
| bit7 | | | | | | | bit0 |

R = Readable bit
W = Writable bit
U = Unimplemented bit, Read as '0'
- n = Value at POR reset

bit 7-6: **Unimplemented:** Read as '0'

bit 5: **STKAV:** Stack Available bit
This bit indicates that the 4-bit stack pointer value is Fh, or has rolled over from Fh → 0h (stack overflow).
1 = Stack is available
0 = Stack is full, or a stack overflow may have occurred (Once this bit has been cleared by a stack overflow, only a device reset will set this bit)

bit 4: **GLINTD:** Global Interrupt Disable bit
This bit disables all interrupts. When enabling interrupts, only the sources with their enable bits set can cause an interrupt.
1 = Disable all interrupts
0 = Enables all un-masked interrupts

bit 3: **\overline{TO} :** WDT Time-out Status bit
1 = After power-up or by a CLRWD \overline{T} instruction
0 = A Watchdog Timer time-out occurred

bit 2: **\overline{PD} :** Power-down Status bit
1 = After power-up or by the CLRWD \overline{T} instruction
0 = By execution of the SLEEP instruction

bit 1-0: **Unimplemented:** Read as '0'

FIGURE 7-3: TLRD INSTRUCTION OPERATION





FIGURE 7-4: TABLRD INSTRUCTION OPERATION



12.0 TIMER1, TIMER2, TIMER3, PWMS AND CAPTURES

The PIC17C4X has a wealth of timers and time-based functions to ease the implementation of control applications. These time-base functions include two PWM outputs and two Capture inputs.

Timer1 and Timer2 are two 8-bit incrementing timers, each with a period register (PR1 and PR2 respectively) and separate overflow interrupt flags. Timer1 and Timer2 can operate either as timers (increment on internal Fosc/4 clock) or as counters (increment on falling edge of external clock on pin RB4/TCLK12). They are also software configurable to operate as a single 16-bit timer. These timers are also used as the time-base for the PWM (pulse width modulation) module.

Timer3 is a 16-bit timer/counter consisting of the TMR3H and TMR3L registers. This timer has four other associated registers. Two registers are used as a 16-bit period register or a 16-bit Capture1 register (PR3H/CA1H:PR3L/CA1L). The other two registers are strictly the Capture2 registers (CA2H:CA2L). Timer3 is the time-base for the two 16-bit captures.

TMR3 can be software configured to increment from the internal system clock or from an external signal on the RB5/TCLK3 pin.

Figure 12-1 and Figure 12-2 are the control registers for the operation of Timer1, Timer2, and Timer3, as well as PWM1, PWM2, Capture1, and Capture2.

FIGURE 12-1: TCON1 REGISTER (ADDRESS: 16h, BANK 3)

| | | | | | | | |
|---|---------|---------|---------|---------|---------|---------|---------|
| R/W - 0 | R/W - 0 | R/W - 0 | R/W - 0 | R/W - 0 | R/W - 0 | R/W - 0 | R/W - 0 |
| CA2ED1 | CA2ED0 | CA1ED1 | CA1ED0 | T16 | TMR3CS | TMR2CS | TMR1CS |
| bit7 | | | | | | | bit0 |
| <p>bit 7-6: CA2ED1:CA2ED0: Capture2 Mode Select bits</p> <p>00 = Capture on every falling edge</p> <p>01 = Capture on every rising edge</p> <p>10 = Capture on every 4th rising edge</p> <p>11 = Capture on every 16th rising edge</p> <p>bit 5-4: CA1ED1:CA1ED0: Capture1 Mode Select bits</p> <p>00 = Capture on every falling edge</p> <p>01 = Capture on every rising edge</p> <p>10 = Capture on every 4th rising edge</p> <p>11 = Capture on every 16th rising edge</p> <p>bit 3: T16: Timer1:Timer2 Mode Select bit</p> <p>1 = Timer1 and Timer2 form a 16-bit timer</p> <p>0 = Timer1 and Timer2 are two 8-bit timers</p> <p>bit 2: TMR3CS: Timer3 Clock Source Select bit</p> <p>1 = TMR3 increments off the falling edge of the RB5/TCLK3 pin</p> <p>0 = TMR3 increments off the internal clock</p> <p>bit 1: TMR2CS: Timer2 Clock Source Select bit</p> <p>1 = TMR2 increments off the falling edge of the RB4/TCLK12 pin</p> <p>0 = TMR2 increments off the internal clock</p> <p>bit 0: TMR1CS: Timer1 Clock Source Select bit</p> <p>1 = TMR1 increments off the falling edge of the RB4/TCLK12 pin</p> <p>0 = TMR1 increments off the internal clock</p> | | | | | | | |

R = Readable bit
W = Writable bit
-n = Value at POR reset

ADDLW

ADD Literal to WREG

Syntax:

[*label*] ADDLW k

Operands:

$0 \leq k \leq 255$

Operation:

$(WREG) + k \rightarrow (WREG)$

Status Affected:

OV, C, DC, Z

Encoding:

| | | | |
|------|------|------|------|
| 1011 | 0001 | kkkk | kkkk |
|------|------|------|------|

Description:

The contents of WREG are added to the 8-bit literal 'k' and the result is placed in WREG.

Words:

1

Cycles:

1

Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
|--------|------------------|---------|---------------|
| Decode | Read literal 'k' | Execute | Write to WREG |

Example: ADDLW 0x15

Before Instruction
WREG = 0x10

After Instruction
WREG = 0x25

ADDWF

ADD WREG to f

Syntax:

[*label*] ADDWF f,d

Operands:

$0 \leq f \leq 255$
 $d \in [0,1]$

Operation:

$(WREG) + (f) \rightarrow (dest)$

Status Affected:

OV, C, DC, Z

Encoding:

| | | | |
|------|------|------|------|
| 0000 | 111d | ffff | ffff |
|------|------|------|------|

Description:

Add WREG to register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'.

Words:

1

Cycles:

1

Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
|--------|-------------------|---------|----------------------|
| Decode | Read register 'f' | Execute | Write to destination |

Example: ADDWF REG, 0

Before Instruction
WREG = 0x17
REG = 0xC2

After Instruction
WREG = 0xD9
REG = 0xC2

| CALL | Subroutine Call | | | | |
|-------------------|---|------|------|------|------|
| Syntax: | [<i>label</i>] CALL k | | | | |
| Operands: | 0 ≤ k ≤ 4095 | | | | |
| Operation: | PC+ 1→ TOS, k → PC<12:0>, k<12:8> → PCLATH<4:0>; PC<15:13> → PCLATH<7:5> | | | | |
| Status Affected: | None | | | | |
| Encoding: | <table><tr><td>111k</td><td>kkkk</td><td>kkkk</td><td>kkkk</td></tr></table> | 111k | kkkk | kkkk | kkkk |
| 111k | kkkk | kkkk | kkkk | | |
| Description: | Subroutine call within 8K page. First, return address (PC+1) is pushed onto the stack. The 13-bit value is loaded into PC bits<12:0>. Then the upper-eight bits of the PC are copied into PCLATH. Call is a two-cycle instruction. See LCALL for calls outside 8K memory space. | | | | |
| Words: | 1 | | | | |
| Cycles: | 2 | | | | |
| Q Cycle Activity: | | | | | |

| Q1 | Q2 | Q3 | Q4 |
|------------|-----------------------|---------|-----|
| Decode | Read literal 'k'<7:0> | Execute | NOP |
| Forced NOP | NOP | Execute | NOP |

Example: HERE CALL THERE

Before Instruction

PC = Address (HERE)

After Instruction

PC = Address (THERE)

TOS = Address (HERE + 1)

| CLRF | | Clear f | | | | | | | |
|-------------------|---|---------|------|--|--|------|------|------|------|
| Syntax: | [<i>label</i>] CLRF f,s | | | | | | | | |
| Operands: | $0 \leq f \leq 255$ | | | | | | | | |
| Operation: | 00h \rightarrow f, s \in [0,1] 00h \rightarrow dest | | | | | | | | |
| Status Affected: | None | | | | | | | | |
| Encoding: | <table border="1"><tr><td>0010</td><td>100s</td><td>ffff</td><td>ffff</td></tr></table> | | | | | 0010 | 100s | ffff | ffff |
| 0010 | 100s | ffff | ffff | | | | | | |
| Description: | Clears the contents of the specified register(s). s = 0: Data memory location 'f' and WREG are cleared. s = 1: Data memory location 'f' is cleared. | | | | | | | | |
| Words: | 1 | | | | | | | | |
| Cycles: | 1 | | | | | | | | |
| Q Cycle Activity: | | | | | | | | | |

| Q1 | Q2 | Q3 | Q4 |
|--------|-------------------|---------|---|
| Decode | Read register 'f' | Execute | Write register 'f' and other specified register |

Example: CLRF FLAG_REG

Before Instruction

FLAG_REG = 0x5A

After Instruction

FLAG_REG = 0x00

PIC17C4X

DCFSNZ Decrement f, skip if not 0

Syntax: `[label] DCFSNZ f,d`

Operands: $0 \leq f \leq 255$
 $d \in [0,1]$

Operation: $(f) - 1 \rightarrow (\text{dest});$
 skip if not 0

Status Affected: None

Encoding:

| | | | |
|------|------|------|------|
| 0010 | 011d | ffff | ffff |
|------|------|------|------|

Description: The contents of register 'f' are decremented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'.
 If the result is not 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead making it a two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
|--------|-------------------|---------|----------------------|
| Decode | Read register 'f' | Execute | Write to destination |

If skip:

| Q1 | Q2 | Q3 | Q4 |
|------------|-----|---------|-----|
| Forced NOP | NOP | Execute | NOP |

Example:

```

HERE    DCFSNZ  TEMP, 1
ZERO    :
NZERO   :
```

Before Instruction

TEMP_VALUE = ?

After Instruction

```

TEMP_VALUE = TEMP_VALUE - 1,
If TEMP_VALUE = 0;
  PC = Address ( ZERO )
If TEMP_VALUE ≠ 0;
  PC = Address ( NZERO )
```

GOTO Unconditional Branch

Syntax: `[label] GOTO k`

Operands: $0 \leq k \leq 8191$

Operation: $k \rightarrow PC<12:0>;$
 $k<12:8> \rightarrow PCLATH<4:0>;$
 $PC<15:13> \rightarrow PCLATH<7:5>$

Status Affected: None

Encoding:

| | | | |
|------|------|------|------|
| 110k | kkkk | kkkk | kkkk |
|------|------|------|------|

Description: GOTO allows an unconditional branch anywhere within an 8K page boundary. The thirteen bit immediate value is loaded into PC bits <12:0>. Then the upper eight bits of PC are loaded into PCLATH. GOTO is always a two-cycle instruction.

Words: 1

Cycles: 2

Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
|------------|-----------------------|---------|-----|
| Decode | Read literal 'k'<7:0> | Execute | NOP |
| Forced NOP | NOP | Execute | NOP |

Example: GOTO THERE

After Instruction

PC = Address (THERE)

TABLWT Table Write

Example1: TABLWT 0, 1, REG

Before Instruction

```
REG      = 0x53
TBLATH   = 0xAA
TBLATL   = 0x55
TBLPTR   = 0xA356
MEMORY(TBLPTR) = 0xFFFF
```

After Instruction (table write completion)

```
REG      = 0x53
TBLATH   = 0x53
TBLATL   = 0x55
TBLPTR   = 0xA357
MEMORY(TBLPTR - 1) = 0x5355
```


Example 2: TABLWT 1, 0, REG

Before Instruction

```
REG      = 0x53
TBLATH   = 0xAA
TBLATL   = 0x55
TBLPTR   = 0xA356
MEMORY(TBLPTR) = 0xFFFF
```

After Instruction (table write completion)

```
REG      = 0x53
TBLATH   = 0xAA
TBLATL   = 0x53
TBLPTR   = 0xA356
MEMORY(TBLPTR) = 0xAA53
```



TLRD Table Latch Read

Syntax: [label] TLRD t,f

Operands: $0 \leq f \leq 255$
 $t \in [0,1]$

Operation: If $t = 0$,
 $TBLATL \rightarrow f$;
 If $t = 1$,
 $TBLATH \rightarrow f$

Status Affected: None

Encoding:

| | | | |
|------|------|------|------|
| 1010 | 00tx | ffff | ffff |
|------|------|------|------|

Description: Read data from 16-bit table latch (TBLAT) into file register 'f'. Table Latch is unaffected.

If $t = 1$; high byte is read

If $t = 0$; low byte is read

This instruction is used in conjunction with TABLRD to transfer data from program memory to data memory.

Words: 1

Cycles: 1

Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
|--------|--------------------------------|---------|--------------------|
| Decode | Read register TBLATH or TBLATL | Execute | Write register 'f' |

Example: TLRD t, RAM

Before Instruction

```
t      = 0
RAM    = ?
TBLAT  = 0x00AF (TBLATH = 0x00)
          (TBLATL = 0xAF)
```

After Instruction


```
RAM    = 0xAF
TBLAT  = 0x00AF (TBLATH = 0x00)
          (TBLATL = 0xAF)
```

Before Instruction

```
t      = 1
RAM    = ?
TBLAT  = 0x00AF (TBLATH = 0x00)
          (TBLATL = 0xAF)
```

After Instruction

```
RAM    = 0x00
TBLAT  = 0x00AF (TBLATH = 0x00)
          (TBLATL = 0xAF)
```



16.6 PICDEM-1 Low-Cost PIC16/17 Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-16B programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

16.7 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-16C, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

16.8 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features

include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals. PICDEM-3 will be available in the 3rd quarter of 1996.

16.9 MPLAB Integrated Development Environment Software

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- A full featured editor
- Three operating modes
 - editor
 - emulator
 - simulator
- A project manager
- Customizable tool bar and key mapping
- A status bar with project information
- Extensive on-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC16/17 tools (automatically updates all project information)
- Debug using:
 - source files
 - absolute listing file
- Transfer data dynamically via DDE (soon to be replaced by OLE)
- Run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

16.10 Assembler (MPASM)

The MPASM Universal Macro Assembler is a PC-hosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

| Standard Operating Conditions (unless otherwise stated) | | | | | | | |
|---|-------|--|---------------|--------|---------------|--------|---|
| DC CHARACTERISTICS | | | | | | | |
| Operating temperature -40°C ≤ TA ≤ +85°C for industrial and 0°C ≤ TA ≤ +70°C for commercial | | | | | | | |
| Operating voltage VDD range as described in Section 17.1 | | | | | | | |
| Parameter No. | Sym | Characteristic | Min | Typ† | Max | Units | Conditions |
| D080 D081 | VOL | Output Low Voltage I/O ports (except RA2 and RA3) with TTL buffer | – | – | 0.1VDD 0.4 | V V | IOL = 4 mA IOL = 6 mA, VDD = 4.5V Note 6 |
| D082 D083 | | RA2 and RA3 OSC2/CLKOUT (RC and EC osc modes) | – | – | 3.0 0.4 | V V | IOL = 60.0 mA, VDD = 5.5V IOL = 2 mA, VDD = 4.5V |
| D090 D091 | | Output High Voltage (Note 3) I/O ports (except RA2 and RA3) with TTL buffer | 0.9VDD 2.4 | – – | – – | V V | IOH = -2 mA IOH = -6.0 mA, VDD = 4.5V Note 6 |
| D092 D093 | | RA2 and RA3 OSC2/CLKOUT (RC and EC osc modes) | – 2.4 | – – | 12 – | V V | Pulled-up to externally applied voltage IOH = -5 mA, VDD = 4.5V |
| D100 | Cosc2 | Capacitive Loading Specs on Output Pins OSC2 pin | – | – | 25 †† | pF | In EC or RC osc modes when OSC2 pin is outputting CLKOUT. External clock is used to drive OSC1. |
| D101 | CIO | All I/O pins and OSC2 (in RC mode) | – | – | 50 †† | pF | |
| D102 | CAD | System Interface Bus (PORTC, PORTD and PORTE) | – | – | 100 †† | pF | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

‡ These parameters are for design guidance only and are not tested, nor characterized.

†† Design guidance to attain the AC timing specifications. These loads are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/Vpp pin may be kept in this range at times other than programming, but this is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

| | | | | | | |
|--------------------|----|-----|-----|----|-----|----|
| Applicable Devices | 42 | R42 | 42A | 43 | R43 | 44 |
|--------------------|----|-----|-----|----|-----|----|

FIGURE 17-11: MEMORY INTERFACE WRITE TIMING




TABLE 17-11: MEMORY INTERFACE WRITE REQUIREMENTS

| Parameter No. | Sym | Characteristic | Min | Typ† | Max | Units | Conditions |
|---------------|----------|---|--------------|-----------|-----|-------|------------|
| 150 | TadV2aLL | AD<15:0> (address) valid to ALE↓ (address setup time) | 0.25Tcy - 30 | — | — | ns | |
| 151 | TaLL2adl | ALE↓ to address out invalid (address hold time) | 0 | — | — | ns | |
| 152 | TadV2wrL | Data out valid to WR↓ (data setup time) | 0.25Tcy - 40 | — | — | ns | |
| 153 | TwrH2adl | WR↑ to data out invalid (data hold time) | — | 0.25Tcy § | — | ns | |
| 154 | TwrL | WR pulse width | — | 0.25Tcy § | — | ns | |

* These parameters are characterized but not tested.
† Data in “Typ” column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
§ This specification is guaranteed by design.

PIC17C4X

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 17-12: MEMORY INTERFACE READ TIMING




TABLE 17-12: MEMORY INTERFACE READ REQUIREMENTS

| Parameter No. | Sym | Characteristic | Min | Typ† | Max | Units | Conditions |
|---------------|----------|---|---------------|-----------|--------------|-------|------------|
| 150 | TadV2aL | AD<15:0> (address) valid to ALE↓ (address setup time) | 0.25Tcy - 30 | — | — | ns | |
| 151 | TaL2adI | ALE↓ to address out invalid (address hold time) | 5* | — | — | ns | |
| 160 | TadZ2oeL | AD<15:0> high impedance to OE↓ | 0* | — | — | ns | |
| 161 | ToeH2adD | OE↑ to AD<15:0> driven | 0.25Tcy - 15 | — | — | ns | |
| 162 | TadV2oeH | Data in valid before OE↑ (data setup time) | 35 | — | — | ns | |
| 163 | ToeH2adI | OE↑ to data in invalid (data hold time) | 0 | — | — | ns | |
| 164 | TaIH | ALE pulse width | — | 0.25Tcy § | — | ns | |
| 165 | ToeL | OE pulse width | 0.5Tcy - 35 § | — | — | ns | |
| 166 | TaIH2aIH | ALE↑ to ALE↑ (cycle time) | — | Tcy § | — | ns | |
| 167 | Tacc | Address access time | — | — | 0.75 Tcy-40 | ns | |
| 168 | Toe | Output enable access time (OE low to Data Valid) | — | — | 0.5 Tcy - 60 | ns | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification guaranteed by design.

18.0 PIC17C42 DC AND AC CHARACTERISTICS


The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified V_{DD} range). This is for information only and devices are ensured to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents $(\text{mean} + 3\sigma)$ and $(\text{mean} - 3\sigma)$ respectively where σ is standard deviation.

TABLE 18-1: PIN CAPACITANCE PER PACKAGE TYPE

| Pin Name | Typical Capacitance (pF) | | | |
|---|--------------------------|-------------|-------------|-------------|
| | 40-pin DIP | 44-pin PLCC | 44-pin MQFP | 44-pin TQFP |
| All pins, except $\overline{\text{MCLR}}$, V_{DD} , and V_{SS} | 10 | 10 | 10 | 10 |
| $\overline{\text{MCLR}}$ pin | 20 | 20 | 20 | 20 |

FIGURE 18-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE



PIC17C4X

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 18-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD





FIGURE 18-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



PIC17C4X

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 18-13: WDT TIMER TIME-OUT PERIOD vs. VDD





FIGURE 18-14: IOH vs. VOH, VDD = 3V



PIC17C4X

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 20-5: TRANSCONDUCTANCE (gm) OF LF OSCILLATOR vs. VDD





FIGURE 20-6: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD



E.5 PIC16C7X Family of Devices

| | Clock | | Memory | | Peripherals | | | | | | Features | |
|--------------------------|--------------------------------------|----------------------------------|---------------------|------------------|--------------------------------|--|--------------------------------|----------|-----------------------|-------------------------------|-----------------|--|
| | Maximum Frequency of Operation (MHz) | EPROM Program Memory (Kx4 words) | Data Memory (bytes) | Timer Modules(s) | Capture/Compare/PWM Modules(s) | Serial Ports (SPI/I ² C, USART) | A/D Converter (8-bit) Channels | I/O Pins | Voltage Range (Volts) | In-Circuit Serial Programming | Brown-out Reset | Packages |
| PIC16C710 | 20 | 512 | 36 | TMR0 | — | — | 4 | 4 | 13 | 3.0-6.0 | Yes | 18-pin DIP, SOIC; 20-pin SSOP |
| PIC16C71 | 20 | 1K | 36 | TMR0 | — | — | 4 | 4 | 13 | 3.0-6.0 | Yes | 18-pin DIP, SOIC |
| PIC16C711 | 20 | 1K | 68 | TMR0 | — | — | 4 | 4 | 13 | 3.0-6.0 | Yes | 18-pin DIP, SOIC; 20-pin SSOP |
| PIC16C72 | 20 | 2K | 128 | TMR0, TMR1, TMR2 | 1 SPI/I ² C | — | 5 | 8 | 22 | 2.5-6.0 | Yes | 28-pin SDIP, SOIC, SSOP |
| PIC16C73 | 20 | 4K | 192 | TMR0, TMR1, TMR2 | 2 SPI/I ² C, USART | — | 5 | 11 | 22 | 3.0-6.0 | Yes | 28-pin SDIP, SOIC |
| PIC16C73A ⁽¹⁾ | 20 | 4K | 192 | TMR0, TMR1, TMR2 | 2 SPI/I ² C, USART | — | 5 | 11 | 22 | 2.5-6.0 | Yes | 28-pin SDIP, SOIC |
| PIC16C74 | 20 | 4K | 192 | TMR0, TMR1, TMR2 | 2 SPI/I ² C, USART | Yes | 8 | 12 | 33 | 3.0-6.0 | Yes | 40-pin DIP; 44-pin PLCC, MQFP |
| PIC16C74A ⁽¹⁾ | 20 | 4K | 192 | TMR0, TMR1, TMR2 | 2 SPI/I ² C, USART | Yes | 8 | 12 | 33 | 2.5-6.0 | Yes | 40-pin DIP; 44-pin PLCC, MQFP, TQFP |

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

All PIC16C7X Family devices use serial programming with clock pin RB6 and data pin RB7.

Note 1: Please contact your local sales office for availability of these devices.

PIC17C4X

NOTES:

READER RESPONSE

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

Total Pages Sent

From: Name _____

Company _____

Address

City / State / ZIP / Country _____

Telephone: () - FAX: () -

Application (optional):

Would you like a reply? Y N

Device: PIC17C4X

Literature Number: **DS30412C**

Questions:

1. What are the best features of this document?

2. How does this document meet your hardware and software development needs?

3. Do you find the organization of this data sheet easy to follow? If not, why?

4. What additions to the data sheet do you think would enhance the structure and subject?

5. What deletions from the data sheet could be made without affecting the overall usefulness?

6. Is there any incorrect or misleading information (what and where)?

7. How would you improve this document?

8. How would you improve our software, systems, and silicon products?

PIC17C4X Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

| PART NO. – XX X /XX XXX | | | | | Examples | |
|-------------------------|--|--|--|---------------------------|---|--|
| | | | | | a) PIC17C42 – 16/P Commercial Temp., PDIP package, 16 MHz, normal VDD limits | b) PIC17LC44 – 08/PT Commercial Temp., TQFP package, 8MHz, extended VDD limits |
| | | | | Pattern: | | |
| | | | | Package: | | |
| | | | | Temperature Range: | | |
| | | | | Frequency Range: | | |
| | | | | Device: | c) PIC17C43 – 25I/P Industrial Temp., PDIP package, 25 MHz, normal VDD limits | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |

Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office (see below)
2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.