



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	16KB (8K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c44t-33i-pt

**NOTES:** 

### 6.2.2.2 CPU STATUS REGISTER (CPUSTA)

The CPUSTA register contains the status and control bits for the CPU. This register is used to globally enable/disable interrupts. If only a specific interrupt is desired to be enabled/disabled, please refer to the INTerrupt STAtus (INTSTA) register and the Peripheral Interrupt Enable (PIE) register. This register also indicates if the stack is available and contains the Power-down ( $\overline{\text{PD}}$ ) and Time-out ( $\overline{\text{TO}}$ ) bits. The  $\overline{\text{TO}}$ ,  $\overline{\text{PD}}$ , and STKAV bits are not writable. These bits are set and cleared according to device logic. Therefore, the result of an instruction with the CPUSTA register as destination may be different than intended.

### FIGURE 6-8: CPUSTA REGISTER (ADDRESS: 06h, UNBANKED)



#### FIGURE 7-3: **TLRD INSTRUCTION OPERATION**





FIGURE 7-4: **TABLRD INSTRUCTION OPERATION** 



- loaded into TABLAT register.
- 3: If "i" = 1, then TBLPTR = TBLPTR + 1, If "i" = 0, then TBLPTR is unchanged.

# 12.0 TIMER1, TIMER2, TIMER3, PWMS AND CAPTURES

The PIC17C4X has a wealth of timers and time-based functions to ease the implementation of control applications. These time-base functions include two PWM outputs and two Capture inputs.

Timer1 and Timer2 are two 8-bit incrementing timers, each with a period register (PR1 and PR2 respectively) and separate overflow interrupt flags. Timer1 and Timer2 can operate either as timers (increment on internal Fosc/4 clock) or as counters (increment on falling edge of external clock on pin RB4/TCLK12). They are also software configurable to operate as a single 16-bit timer. These timers are also used as the time-base for the PWM (pulse width modulation) module.

Timer3 is a 16-bit timer/counter consisting of the TMR3H and TMR3L registers. This timer has four other associated registers. Two registers are used as a 16-bit period register or a 16-bit Capture1 register (PR3H/CA1H:PR3L/CA1L). The other two registers are strictly the Capture2 registers (CA2H:CA2L). Timer3 is the time-base for the two 16-bit captures.

TMR3 can be software configured to increment from the internal system clock or from an external signal on the RB5/TCLK3 pin.

Figure 12-1 and Figure 12-2 are the control registers for the operation of Timer1, Timer2, and Timer3, as well as PWM1, PWM2, Capture1, and Capture2.

### FIGURE 12-1: TCON1 REGISTER (ADDRESS: 16h, BANK 3)

R/W - 0	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0	
CA2ED <sup>2</sup>	CA2ED0 CA1ED1 CA1ED0 T16 TMR3CS TMR2CS TMR1CS	R = Readable bit
bit7	bit0	W = Writable bit -n = Value at POR reset
bit 7-6:	CA2ED1:CA2ED0: Capture2 Mode Select bits  00 = Capture on every falling edge  01 = Capture on every rising edge  10 = Capture on every 4th rising edge  11 = Capture on every 16th rising edge	
bit 5-4:	CA1ED1:CA1ED0: Capture1 Mode Select bits  00 = Capture on every falling edge  01 = Capture on every rising edge  10 = Capture on every 4th rising edge  11 = Capture on every 16th rising edge	
bit 3:	T16: Timer1:Timer2 Mode Select bit  1 = Timer1 and Timer2 form a 16-bit timer  0 = Timer1 and Timer2 are two 8-bit timers	
bit 2:	<b>TMR3CS</b> : Timer3 Clock Source Select bit 1 = TMR3 increments off the falling edge of the RB5/TCLK3 pin 0 = TMR3 increments off the internal clock	
bit 1:	TMR2CS: Timer2 Clock Source Select bit  1 = TMR2 increments off the falling edge of the RB4/TCLK12 pin  0 = TMR2 increments off the internal clock	
bit 0:	<b>TMR1CS</b> : Timer1 Clock Source Select bit 1 = TMR1 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR1 increments off the internal clock	

**ADDLW ADD Literal to WREG** Syntax: [label] ADDLW Operands:  $0 \le k \le 255$ Operation:  $(WREG) + k \rightarrow (WREG)$ Status Affected: OV, C, DC, Z Encoding: 1011 0001 kkkk kkkk Description: The contents of WREG are added to the 8-bit literal 'k' and the result is placed in WREG. Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Execute	Write to WREG

Example: ADDLW 0x15

> Before Instruction WREG = 0x10After Instruction WREG = 0x25

**ADDWF** ADD WREG to f [ label ] ADDWF Syntax: f,d Operands:  $0 \le f \le 255$  $d \in [0,1]$ Operation: (WREG) + (f)  $\rightarrow$  (dest) Status Affected: OV, C, DC, Z 0000 111d ffff Encoding: ffff Description: Add WREG to register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'. Words: 1 1 Cycles: Q Cycle Activity: Q1 Q2 Q3 Q4

Decode Execute Write to Read destination register 'f'

Example: ADDWF REG, 0

Before Instruction

WREG 0x17 REG 0xC2

After Instruction

WREG = 0xD9 REG 0xC2 CALLSubroutine CallSyntax:[label] CALL kOperands: $0 \le k \le 4095$ Operation: $PC+1 \rightarrow TOS, k \rightarrow PC<12:0>, k<12:8> \rightarrow PCLATH<4:0>; PC<15:13> \rightarrow PCLATH<7:5>$ 

Status Affected: None

Encoding: 111k kkkk kkkk kkkk

Description: Subroutine call within 8K page. First, return address (PC+1) is pushed onto the stack. The 13-bit value is loaded into PC bits<12:0>. Then the upper-eight bits of the PC are copied into PCLATH.

Call is a two-cycle instruction.

See LCALL for calls outside 8K memory appears

space.

Words: 1 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'<7:0>	Execute	NOP
Forced NOP	NOP	Execute	NOP

Example: HERE CALL THERE

Before Instruction

PC = Address(HERE)

After Instruction

PC = Address(THERE)
TOS = Address(HERE + 1)

Syntax:	[label] CLRF f,s
Operands:	$0 \le f \le 255$
Operation:	$00h \rightarrow f, s \in [0,1]$

Clear f

00h → dest

Status Affected: None

Encoding: 0010 100s fffff ffff

Description: Clears the contents of the specified register(s).

s = 0: Data memory location 'f' and

WREG are cleared.

s = 1: Data memory location 'f' is

cleared.

Words: 1
Cycles: 1

Q Cycle Activity:

**CLRF** 

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Execute	Write register 'f' and other specified register

Example: CLRF FLAG\_REG

Before Instruction

 $FLAG_REG = 0x5A$ 

After Instruction

 $FLAG_REG = 0x00$ 

DCFSNZ	Decreme	nt f, ski	p if not (	)
Syntax:	[label] DCFSNZ f,d			
Operands:	$0 \le f \le 255$ $d \in [0,1]$			
Operation:	(f) $-1 \rightarrow$ (dest); skip if not 0			
Status Affected:	None			
Encoding:	0010	011d	ffff	ffff
Description:	The contents of register 'f' are decremented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'.			
	If the result which is all and an NC ing it a two	ready feto P is exec	ched, is di cuted inste	scarded,
Words:	1			
Cycles:	1(2)			

vvoius.	•
Cycles:	1(
Q Cycle Activity:	

Q1	Q2	Q3	Q4
Decode	Read	Execute	Write to
	register 'f'		destination

If skip:

Q1	Q2	Q3	Q4
Forced NOP	NOP	Execute	NOP

Example: HERE DCFSNZ TEMP, 1 ZERO NZERO

Before Instruction

TEMP\_VALUE

After Instruction

TEMP\_VALUE TEMP\_VALUE - 1,

If TEMP\_VALUE

PC Address (ZERO)

If TEMP\_VALUE

PC Address (NZERO)

GOTO	Uncondi	Unconditional Branch			
Syntax:	[ label ] GOTO k				
Operands:	$0 \le k \le 8$	191			
Operation:	$k \rightarrow PC<12:0>;$ $k<12:8> \rightarrow PCLATH<4:0>,$ $PC<15:13> \rightarrow PCLATH<7:5>$				
Status Affected:	None				
Encoding:	110k	kkkk	kkkk	kkkk	
Description:	upper eigh	within an en bit immo PC bits of PC bits of PC GOTO is a	8K page b	ooundary. ue is hen the ded into	
Words:	1				

Cycl	es:	2		
Q C	cle Activity:			
	Q1	Q2	Q3	Q4
	Decode	Read literal	Execute	NOP

Execute

NOP

Example: GOTO THERE

After Instruction


Forced NOP

PC = Address (THERE)

'k'<7:0>

NOP

TABLWT	Table Write		
Example1:	TABLWT 0,	1,	REG
Before Instructi	ion		
REG	=	:	0x53
TBLATH	=	:	0xAA
TBLATL	=	:	0x55
TBLPTR	=	:	0xA356
MEMORY(1	TBLPTR) =	:	0xFFFF
After Instruction	n (table write	cor	npletion)
REG		:	0x53
TBLATH	=	:	0x53
TBLATL	=	:	0x55
TBLPTR	=	:	0xA357
MEMORY(1	$\Gamma BLPTR - 1) =$	:	0x5355
Example 2:	TABLWT 1,	0,	REG
Before Instruct	ion		
REG	=	:	0x53
TBLATH	=	:	0xAA
TBLATL	=	:	0x55
TBLPTR	=	:	0xA356
MEMORY(1	TBLPTR) =	:	0xFFFF
After Instruction	n (table write	cor	mpletion)
REG	=	:	0x53
TBLATH	=	:	0xAA



0x53

0xA356


0xAA53


**TBLATL** 

**TBLPTR** 

MEMORY(TBLPTR)

TLR	D	Table La	Table Latch Read					
Synt	ax:	[ label ]	TLRD t,f					
Ope	rands:	$0 \le f \le 25$ $t \in [0,1]$	5					
Ope	ration:	If $t = 1$ ,	$\Gamma L \to f;$ $\Gamma H \to f$					
State	us Affected:	None						
Enco	oding:	1010	00tx	ffff	ffff			
Des	cription:	Read data (TBLAT) in is unaffect If t = 1; hig If t = 0; low This instru with TABLI gram mem	to file reg ed. h byte is re byte is re ction is us RD to tran	ister 'f'. T read ead sed in co sfer data	able Latch njunction from pro-			
Words:		1						
Cycles:		1	1					
Q Cycle Activity:								
	Q1	Q2	Q	3	Q4			
	Decode	Read register TBLATH or TBLATL	Exec		Write egister 'f'			
<u>Exar</u>	mple:	TLRD	t, RAM					





### 16.6 <u>PICDEM-1 Low-Cost PIC16/17</u> Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-16B programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

### 16.7 <u>PICDEM-2 Low-Cost PIC16CXX</u> Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-16C, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I<sup>2</sup>C bus and separate headers for connection to an LCD module and a keypad.

## 16.8 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features

include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals. PICDEM-3 will be available in the 3rd quarter of 1996.

## 16.9 MPLAB Integrated Development Environment Software

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- · A full featured editor
- · Three operating modes
  - editor
  - emulator
  - simulator
- · A project manager
- · Customizable tool bar and key mapping
- · A status bar with project information
- · Extensive on-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC16/17 tools (automatically updates all project information)
- · Debug using:
  - source files
  - absolute listing file
- Transfer data dynamically via DDE (soon to be replaced by OLE)
- Run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

### 16.10 Assembler (MPASM)

The MPASM Universal Macro Assembler is a PC-hosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

## **Applicable Devices** 42 R42 42A 43 R43 44

## Standard Operating Conditions (unless otherwise stated) Operating temperature

DC CHARACTERISTICS

-40°C  $\leq$  TA  $\leq$  +85°C for industrial and 0°C  $\leq$  TA  $\leq$  +70°C for commercial

Operating voltage VDD range as described in Section 17.1

Parameter							
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
		Output Low Voltage					
D080	Vol	I/O ports (except RA2 and RA3)	_	_	0.1VDD	V	IOL = 4 mA
D081		with TTL buffer	_	_	0.4	V	IOL = 6 mA, VDD = 4.5V Note 6
D082		RA2 and RA3	_	_	3.0	V	IOL = 60.0 mA, VDD = 5.5V
D083		OSC2/CLKOUT	_	_	0.4	V	IOL = 2 mA, VDD = 4.5V
		(RC and EC osc modes)					
		Output High Voltage (Note 3)					
D090	Vон	I/O ports (except RA2 and RA3)	0.9Vdd	_	-	V	IOH = -2 mA
D091		with TTL buffer	2.4	_	_	V	IOH = -6.0 mA, VDD = 4.5V Note 6
D092		RA2 and RA3	_	_	12	V	Pulled-up to externally applied voltage
D093		OSC2/CLKOUT	2.4	_	_	V	IOH = -5 mA, VDD = 4.5V
		(RC and EC osc modes)					
		Capacitive Loading Specs on Output Pins					
D100	Cosc2	OSC2 pin	_	_	25 ††	pF	In EC or RC osc modes when OSC2 pin is outputting CLKOUT. External clock is used to drive OSC1.
D101	Сю	All I/O pins and OSC2 (in RC mode)	_	_	50 ††	pF	
D102	CAD	System Interface Bus (PORTC, PORTD and PORTE)	_	_	100 ††	pF	In Microprocessor or Extended Microcontroller mode

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- ‡ These parameters are for design guidance only and are not tested, nor characterized.
- †† Design guidance to attain the AC timing specifications. These loads are not tested.
- Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as coming out of the pin.
  - 4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).
  - 5: The MCLR/Vpp pin may be kept in this range at times other than programming, but this is not recommended.
  - 6: For TTL buffers, the better of the two specifications may be used.

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 17-11: MEMORY INTERFACE WRITE TIMING




TABLE 17-11: MEMORY INTERFACE WRITE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tcy - 30	_	_	ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	0	_	_	ns	
152	TadV2wrL	Data out valid to <del>WR</del> ↓ (data setup time)	0.25Tcy - 40	_	_	ns	
153	TwrH2adl	WR↑ to data out invalid (data hold time)	_	0.25Tcy §	_	ns	
154	TwrL	WR pulse width	_	0.25Tcy §	_	ns	


<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>§</sup> This specification is guaranteed by design.

Applicable Devices | 42 | R42 | 42A | 43 | R43 | 44

## FIGURE 17-12: MEMORY INTERFACE READ TIMING



**TABLE 17-12: MEMORY INTERFACE READ REQUIREMENTS** 

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tcy - 30	_	_	ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	5*	_	_	ns	
160	TadZ2oeL	AD<15:0> high impedance to OE↓	0*	_	_	ns	
161	ToeH2adD	OE↑ to AD<15:0> driven	0.25Tcy - 15	_	_	ns	
162	TadV2oeH	Data in valid before <del>OE</del> ↑ (data setup time)	35	_	_	ns	
163	ToeH2adI	OE↑to data in invalid (data hold time)	0	_	_	ns	
164	TalH	ALE pulse width	_	0.25Tcy §	_	ns	
165	ToeL	OE pulse width	0.5Tcy - 35 §	_	_	ns	
166	6 TalH2alH ALE↑ to ALE↑ (cycle time)		_	Tcy §	_	ns	
167	Tacc Address access time		_	_	0.75 Tcy-40	ns	
168	Toe	Output enable access time (OE low to Data Valid)	_	_	0.5 Tcy - 60	ns	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>§</sup> This specification guaranteed by design.

Applicable Devices 42 R42 42A 43 R43 44

## 18.0 PIC17C42 DC AND AC CHARACTERISTICS


The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are ensured to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean +  $3\sigma$ ) and (mean -  $3\sigma$ ) respectively where  $\sigma$  is standard deviation.

TABLE 18-1: PIN CAPACITANCE PER PACKAGE TYPE

Din Name		Typical Cap	acitance (pF)	
Pin Name	40-pin DIP	44-pin PLCC	44-pin MQFP	44-pin TQFP
All pins, except MCLR, VDD, and VSS	10	10	10	10
MCLR pin	20	20	20	20

FIGURE 18-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE



© 1996 Microchip Technology Inc.

Applicable Devices | 42 | R42 | 42A | 43 | R43 | 44

FIGURE 18-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD





FIGURE 18-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



Applicable Devices | 42 | R42 | 42A | 43 | R43 | 44

FIGURE 18-13: WDT TIMER TIME-OUT PERIOD vs. VDD





FIGURE 18-14: IOH vs. VOH, VDD = 3V



Applicable Devices | 42 | R42 | 42A | 43 | R43 | 44

FIGURE 20-5: TRANSCONDUCTANCE (gm) OF LF OSCILLATOR vs. VDD





FIGURE 20-6: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD



#### **PIC16C7X Family of Devices** E.5

				Clock		Memory			Peri	Peripherals	<u>s</u>			Features
			/	Stan Loughead	(g) \			State Sel	Ext.		Slaurens		(a)	Committee
		THAILIT.	TOLONDO CHOCK	Senton suni sero colementi di	Mo. Y	Solo No Solo Solo Solo Solo Solo Solo So	SHOP TO	To ble	HOD STUD	So to tople	Con Solet Serion State Not of State Serion Con State Serion State Serion Con Serion Con Ser	Soft Site	ON SHOULD HE	Soleto House House
PIC16C710	20	512	36	TMRO		1	1	4	4	13	3.0-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C71	20	¥	36	TMR0	Ι	1	I	4	4	13	3.0-6.0	Yes	I	18-pin DIP, SOIC
PIC16C711	20	<del></del>	89	TMR0		I	1	4	4	13	3.0-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C72	20	X	128	TMR0, TMR1, TMR2	-	SPI/I2C	ı	2	ω	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16C73	20	¥	192	TMR0, TMR1, TMR2	7	SPI/I <sup>2</sup> C, USART	ı	2	7	22	3.0-6.0	Yes	ı	28-pin SDIP, SOIC
PIC16C73A <sup>(1)</sup>	70	¥	192	TMR0, TMR1, TMR2	7	SPI/I <sup>2</sup> C, USART	ı	2	7	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16C74	70	¥	192	TMR0, TMR1, TMR2	7	SPI/I <sup>2</sup> C, USART	Yes	ω	12	33	3.0-6.0	Yes	I	40-pin DIP; 44-pin PLCC, MQFP
PIC16C74A <sup>(1)</sup>	20	<del>4</del>	192	TMR0, TMR1, TMR2	7	SPI/I <sup>2</sup> C, USART	Yes	ω	12	33	2.5-6.0	Yes	Yes	Yes 40-pin DIP; 44-pin PLCC, MQFP, TQFP
All D	C16/1	7 Fami	iv devi	coe have Dower-c	5	Posent sol	detable	11/040	7	i	oldetable	7	10000	All DIC48/47 Esmily devises have Douar as Donat coloratable Watchdow Timas coloratable and and bigh 1/0 aurront

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.
All PIC16C7X Family devices use serial programming with clock pin RB6 and data pin RB7.
Please contact your local sales office for availability of these devices.

÷ Note

**NOTES:** 

## **READER RESPONSE**


It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
Fron	m: Name	
		FAV. (
App	olication (optional):	
	uld you like a reply?YN	
		re Number: <b>DS30412C</b>
	estions:	
1.	What are the best features of this docume	ent?
2.	How does this document meet your hardy	vare and software development needs?
3.	Do you find the organization of this data s	heet easy to follow? If not, why?
4.	What additions to the data sheet do you t	hink would enhance the structure and subject?
٦.	What additions to the data sheet do you to	mink would emilance the structure and subject:
5.	What deletions from the data sheet could	be made without affecting the overall usefulness?
6.	Is there any incorrect or misleading inform	nation (what and where)?
7.	How would you improve this document?	
٠.	Tiow would you improve this document:	
8.	How would you improve our software, sys	tems, and silicon products?

### **PIC17C4X Product Identification System**

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office (see below)
- 2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
- 3.The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.