

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	8MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	4KB (2K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	232 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic17lc42a-08-l">https://www.e-xfl.com/product-detail/microchip-technology/pic17lc42a-08-l</a>

# PIC17C4X

---

**TABLE 1-1: PIC17CXX FAMILY OF DEVICES**


Features		PIC17C42	PIC17CR42	PIC17C42A	PIC17C43	PIC17CR43	PIC17C44
Maximum Frequency of Operation		25 MHz	33 MHz				
Operating Voltage Range		4.5 - 5.5V	2.5 - 6.0V				
Program Memory x16 (EPROM)	2K	-	2K	4K	-	8K	
	(ROM)	-	2K	-	4K	-	
Data Memory (bytes)		232	232	232	454	454	454
Hardware Multiplier (8 x 8)		-	Yes	Yes	Yes	Yes	Yes
Timer0 (16-bit + 8-bit postscaler)		Yes	Yes	Yes	Yes	Yes	Yes
Timer1 (8-bit)		Yes	Yes	Yes	Yes	Yes	Yes
Timer2 (8-bit)		Yes	Yes	Yes	Yes	Yes	Yes
Timer3 (16-bit)		Yes	Yes	Yes	Yes	Yes	Yes
Capture inputs (16-bit)		2	2	2	2	2	2
PWM outputs (up to 10-bit)		2	2	2	2	2	2
USART/SCI		Yes	Yes	Yes	Yes	Yes	Yes
Power-on Reset		Yes	Yes	Yes	Yes	Yes	Yes
Watchdog Timer		Yes	Yes	Yes	Yes	Yes	Yes
External Interrupts		Yes	Yes	Yes	Yes	Yes	Yes
Interrupt Sources		11	11	11	11	11	11
Program Memory Code Protect		Yes	Yes	Yes	Yes	Yes	Yes
I/O Pins		33	33	33	33	33	33
I/O High Current Capability	Source	25 mA					
	Sink	25 mA <sup>(1)</sup>					
Package Types		40-pin DIP 44-pin PLCC 44-pin MQFP					
		44-pin TQFP					

Note 1: Pins RA2 and RA3 can sink up to 60 mA.

## 6.1.2 EXTERNAL MEMORY INTERFACE

When either microprocessor or extended microcontroller mode is selected, PORTC, PORTD and PORTE are configured as the system bus. PORTC and PORTD are the multiplexed address/data bus and PORTE is for the control signals. External components are needed to demultiplex the address and data. This can be done as shown in Figure 6-4. The waveforms of address and data are shown in Figure 6-3. For complete timings, please refer to the electrical specification section.

**FIGURE 6-3: EXTERNAL PROGRAM MEMORY ACCESS WAVEFORMS**



The system bus requires that there is no bus conflict (minimal leakage), so the output value (address) will be capacitively held at the desired value.

As the speed of the processor increases, external EPROM memory with faster access time must be used. Table 6-2 lists external memory speed requirements for a given PIC17C4X device frequency.

In extended microcontroller mode, when the device is executing out of internal memory, the control signals will continue to be active. That is, they indicate the action that is occurring in the internal memory. The external memory access is ignored.

This following selection is for use with Microchip EPROMs. For interfacing to other manufacturers memory, please refer to the electrical specifications of the desired PIC17C4X device, as well as the desired memory device to ensure compatibility.


**TABLE 6-2: EPROM MEMORY ACCESS TIME ORDERING SUFFIX**

PIC17C4X Oscillator Frequency	Instruction Cycle Time (Tcy)	EPROM Suffix	
		PIC17C42	PIC17C43 PIC17C44
8 MHz	500 ns	-25	-25
16 MHz	250 ns	-12	-15
20 MHz	200 ns	-90	-10
25 MHz	160 ns	N.A.	-70
33 MHz	121 ns	N.A.	(1)

Note 1: The access times for this requires the use of fast SRAMs.

**Note:** The external memory interface is not supported for the LC devices.

**FIGURE 6-4: TYPICAL EXTERNAL PROGRAM MEMORY CONNECTION DIAGRAM**



**FIGURE 6-5: PIC17C42 REGISTER FILE MAP**

Addr	Unbanked			
00h	INDF0			
01h	FSR0			
02h	PCL			
03h	PCLATH			
04h	ALUSTA			
05h	T0STA			
06h	CPUSTA			
07h	INTSTA			
08h	INDF1			
09h	FSR1			
0Ah	WREG			
0Bh	TMR0L			
0Ch	TMR0H			
0Dh	TBLPTRL			
0Eh	TBLPTRH			
0Fh	BSR			
	Bank 0	Bank 1 <sup>(1)</sup>	Bank 2 <sup>(1)</sup>	Bank 3 <sup>(1)</sup>
10h	PORTA	DDRC	TMR1	PW1DCL
11h	DDRB	PORTC	TMR2	PW2DCL
12h	PORTB	DDRD	TMR3L	PW1DCH
13h	RCSTA	PORTD	TMR3H	PW2DCH
14h	RCREG	DDRE	PR1	CA2L
15h	TXSTA	PORTE	PR2	CA2H
16h	TXREG	PIR	PR3L/CA1L	TCON1
17h	SPBRG	PIE	PR3H/CA1H	TCON2
18h				
1Fh				
20h	General Purpose RAM			
FFh				

Note 1: SFR file locations 10h - 17h are banked. All other SFRs ignore the Bank Select Register (BSR) bits.

**FIGURE 6-6: PIC17CR42/42A/43/R43/44 REGISTER FILE MAP**

Addr	Unbanked			
00h	INDF0			
01h	FSR0			
02h	PCL			
03h	PCLATH			
04h	ALUSTA			
05h	T0STA			
06h	CPUSTA			
07h	INTSTA			
08h	INDF1			
09h	FSR1			
0Ah	WREG			
0Bh	TMR0L			
0Ch	TMR0H			
0Dh	TBLPTRL			
0Eh	TBLPTRH			
0Fh	BSR			
	Bank 0	Bank 1 <sup>(1)</sup>	Bank 2 <sup>(1)</sup>	Bank 3 <sup>(1)</sup>
10h	PORTA	DDRC	TMR1	PW1DCL
11h	DDRB	PORTC	TMR2	PW2DCL
12h	PORTB	DDRD	TMR3L	PW1DCH
13h	RCSTA	PORTD	TMR3H	PW2DCH
14h	RCREG	DDRE	PR1	CA2L
15h	TXSTA	PORTE	PR2	CA2H
16h	TXREG	PIR	PR3L/CA1L	TCON1
17h	SPBRG	PIE	PR3H/CA1H	TCON2
18h	PRODL			
19h	PRODH			
1Ah				
1Fh				
20h	General Purpose RAM <sup>(2)</sup>		General Purpose RAM <sup>(2)</sup>	
FFh				

Note 1: SFR file locations 10h - 17h are banked. All other SFRs ignore the Bank Select Register (BSR) bits.

2: General Purpose Registers (GPR) locations 20h - FFh and 120h - 1FFh are banked. All other GPRs ignore the Bank Select Register (BSR) bits.

### 6.2.2.2 CPU STATUS REGISTER (CPUSTA)

The CPUSTA register contains the status and control bits for the CPU. This register is used to globally enable/disable interrupts. If only a specific interrupt is desired to be enabled/disabled, please refer to the INTerrupt STAtus (INTSTA) register and the Peripheral Interrupt Enable (PIE) register. This register also indicates if the stack is available and contains the Power-down ( $\overline{PD}$ ) and Time-out ( $\overline{TO}$ ) bits. The  $\overline{TO}$ ,  $\overline{PD}$ , and STKAV bits are not writable. These bits are set and cleared according to device logic. Therefore, the result of an instruction with the CPUSTA register as destination may be different than intended.

**FIGURE 6-8: CPUSTA REGISTER (ADDRESS: 06h, UNBANKED)**

U - 0	U - 0	R - 1	R/W - 1	R - 1	R - 1	U - 0	U - 0	
—	—	STKAV	GLINTD	TO	PD	—	—	
bit7						bit0		

R = Readable bit  
 W = Writable bit  
 U = Unimplemented bit,  
     Read as '0'  
 - n = Value at POR reset

bit 7-6: **Unimplemented:** Read as '0'

bit 5: **STKAV:** Stack Available bit  
 This bit indicates that the 4-bit stack pointer value is Fh, or has rolled over from Fh → 0h (stack overflow).  
 1 = Stack is available  
 0 = Stack is full, or a stack overflow may have occurred (Once this bit has been cleared by a stack overflow, only a device reset will set this bit)

bit 4: **GLINTD:** Global Interrupt Disable bit  
 This bit disables all interrupts. When enabling interrupts, only the sources with their enable bits set can cause an interrupt.  
 1 = Disable all interrupts  
 0 = Enables all un-masked interrupts

bit 3: **TO:** WDT Time-out Status bit  
 1 = After power-up or by a CLRWDT instruction  
 0 = A Watchdog Timer time-out occurred

bit 2: **PD:** Power-down Status bit  
 1 = After power-up or by the CLRWDT instruction  
 0 = By execution of the SLEEP instruction

bit 1-0: **Unimplemented:** Read as '0'

## 7.2 Table Writes to External Memory

Table writes to external memory are always two-cycle instructions. The second cycle writes the data to the external memory location. The sequence of events for an external memory write are the same for an internal write.

**Note:** If an interrupt is pending or occurs during the TABLWT, the two cycle table write completes. The RA0/INT, TMR0, or T0CKI interrupt flag is automatically cleared or the pending peripheral interrupt is acknowledged.

### 7.2.2 TABLE WRITE CODE

The “i” operand of the TABLWT instruction can specify that the value in the 16-bit TBLPTR register is automatically incremented for the next write. In Example 7-1, the TBLPTR register is not automatically incremented.


#### EXAMPLE 7-1: TABLE WRITE

```

CLRWDT ; Clear WDT
MOVLW HIGH (TBL_ADDR) ; Load the Table
MOVWF TBLPTRH ; address
MOVLW LOW (TBL_ADDR) ;
MOVWF TBLPTRL ;
MOVLW HIGH (DATA) ; Load HI byte
TLWT 1, WREG ; in TABLATCH
MOVLW LOW (DATA) ; Load LO byte
TABLWT 0, 0, WREG ; in TABLATCH
; and write to
; program memory
; (Ext. SRAM)

```

FIGURE 7-5: TABLWT WRITE TIMING (EXTERNAL MEMORY)



Note: If external write GLINTD = '1', Enable bit = '1', '1' → Flag bit, Do table write. The highest pending interrupt is cleared.

Example 9-1 shows the instruction sequence to initialize PORTB. The Bank Select Register (BSR) must be selected to Bank 0 for the port to be initialized.

#### EXAMPLE 9-1: INITIALIZING PORTB

```

MOVLB 0          ; Select Bank 0
CLRF  PORTB      ; Initialize PORTB by clearing
                   ; output data latches
MOVLW 0xCF        ; Value used to initialize
                   ; data direction
MOVWF DDRB        ; Set RB<3:0> as inputs
                   ; RB<5:4> as outputs
                   ; RB<7:6> as inputs

```

**TABLE 9-3: PORTB FUNCTIONS**

Name	Bit	Buffer Type	Function
RB0/CAP1	bit0	ST	Input/Output or the RB0/CAP1 input pin. Software programmable weak pull-up and interrupt on change features.
RB1/CAP2	bit1	ST	Input/Output or the RB1/CAP2 input pin. Software programmable weak pull-up and interrupt on change features.
RB2/PWM1	bit2	ST	Input/Output or the RB2/PWM1 output pin. Software programmable weak pull-up and interrupt on change features.
RB3/PWM2	bit3	ST	Input/Output or the RB3/PWM2 output pin. Software programmable weak pull-up and interrupt on change features.
RB4/TCLK12	bit4	ST	Input/Output or the external clock input to Timer1 and Timer2. Software programmable weak pull-up and interrupt on change features.
RB5/TCLK3	bit5	ST	Input/Output or the external clock input to Timer3. Software programmable weak pull-up and interrupt on change features.
RB6	bit6	ST	Input/Output pin. Software programmable weak pull-up and interrupt on change features.
RB7	bit7	ST	Input/Output pin. Software programmable weak pull-up and interrupt on change features.

Legend: ST = Schmitt Trigger input.

**TABLE 9-4: REGISTERS/BITS ASSOCIATED WITH PORTB**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
12h, Bank 0	PORTB	PORTB data latch							xxxx xxxx	uuuu uuuu	
11h, Bank 0	DDRB	Data direction register for PORTB							1111 1111	1111 1111	
10h, Bank 0	PORTA	RBPU	—	RA5	RA4	RA3	RA2	RA1/T0CKI	RA0/INT	0-xx xxxx	0-uu uuuu
06h, Unbanked	CPUSTA	—	—	STKAV	GLINTD	TO	PD	—	—	--11 11--	--11 qq--
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	T0IE	INTE	0000 0000	0000 0000
16h, Bank 1	PIR	RBI	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA1OVF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR1ON	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = Value depends on condition.

Shaded cells are not used by PORTB.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

## 11.1 Timer0 Operation

When the T0CS (T0STA<5>) bit is set, TMR0 increments on the internal clock. When T0CS is clear, TMR0 increments on the external clock (RA1/T0CKI pin). The external clock edge can be configured in software. When the T0SE (T0STA<6>) bit is set, the timer will increment on the rising edge of the RA1/T0CKI pin. When T0SE is clear, the timer will increment on the falling edge of the RA1/T0CKI pin. The prescaler can be programmed to introduce a prescale of 1:1 to 1:256. The timer increments from 0000h to FFFFh and rolls over to 0000h. On overflow, the TMR0 Interrupt Flag bit (T0IF) is set. The TMR0 interrupt can be masked by clearing the corresponding TMR0 Interrupt Enable bit (T0IE). The TMR0 Interrupt Flag bit (T0IF) is automatically cleared when vectoring to the TMR0 interrupt vector.


## 11.2 Using Timer0 with External Clock

When the external clock input is used for Timer0, it is synchronized with the internal phase clocks. Figure 11-3 shows the synchronization of the external clock. This synchronization is done after the prescaler. The output of the prescaler (PSOUT) is sampled twice in every instruction cycle to detect a rising or a falling edge. The timing requirements for the external clock are detailed in the electrical specification section for the desired device.


### 11.2.1 DELAY FROM EXTERNAL CLOCK EDGE

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time TMR0 is actually incremented. Figure 11-3 shows that this delay is between 3Tosc and 7Tosc. Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within  $\pm 4$ Tosc ( $\pm 121$  ns @ 33 MHz).

**FIGURE 11-2: TIMER0 MODULE BLOCK DIAGRAM**



**FIGURE 11-3: TMR0 TIMING WITH EXTERNAL CLOCK (INCREMENT ON FALLING EDGE)**



### 13.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART) MODULE

The USART module is a serial I/O module. The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs etc. The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous - Master (half duplex)
- Synchronous - Slave (half duplex)

The SPEN (RCSTA<7>) bit has to be set in order to configure RA4 and RA5 as the Serial Communication Interface.

The USART module will control the direction of the RA4/RX/DT and RA5/TX/CK pins, depending on the states of the USART configuration bits in the RCSTA and TXSTA registers. The bits that control I/O direction are:

- SPEN
- TXEN
- SREN
- CREN
- CSRC

The Transmit Status And Control Register is shown in Figure 13-1, while the Receive Status And Control Register is shown in Figure 13-2.

**FIGURE 13-1: TXSTA REGISTER (ADDRESS: 15h, BANK 0)**

R/W - 0	R/W - 0	R/W - 0	R/W - 0	U - 0	U - 0	R - 1	R/W - x
CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D
bit7							bit0

R = Readable bit  
 W = Writable bit  
 -n = Value at POR reset  
 (x = unknown)

bit 7: **CSRC**: Clock Source Select bit  
Synchronous mode:  
 1 = Master Mode (Clock generated internally from BRG)  
 0 = Slave mode (Clock from external source)  
Asynchronous mode:  
 Don't care

bit 6: **TX9**: 9-bit Transmit Enable bit  
 1 = Selects 9-bit transmission  
 0 = Selects 8-bit transmission

bit 5: **TXEN**: Transmit Enable bit  
 1 = Transmit enabled  
 0 = Transmit disabled  
 SREN/CREN overrides TXEN in SYNC mode

bit 4: **SYNC**: USART mode Select bit  
 (Synchronous/Asynchronous)  
 1 = Synchronous mode  
 0 = Asynchronous mode

bit 3-2: **Unimplemented**: Read as '0'

bit 1: **TRMT**: Transmit Shift Register (TSR) Empty bit  
 1 = TSR empty  
 0 = TSR full

bit 0: **TX9D**: 9th bit of transmit data (can be used to calculate the parity in software)

### 13.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return-to-zero (NRZ) format (one start bit, eight or nine data bits, and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock  $x64$  of the bit shift rate. Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

The asynchronous mode is selected by clearing the SYNC bit (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

#### 13.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 13-3. The heart of the transmitter is the transmit shift register (TSR). The shift register obtains its data from the read/write transmit buffer (TXREG). TXREG is loaded with data in software. The TSR is not loaded until the stop bit has been transmitted from the previous load. As soon as the stop bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cycle), the TXREG is empty and an interrupt bit, TXIF (PIR<1>) is set. This interrupt can be enabled or disabled by the TXIE bit (PIE<1>). TXIF will be set regardless of TXIE and cannot be reset in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of the TXREG, the TRMT (TXSTA<1>) bit shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty.

**Note:** The TSR is not mapped in data memory, so it is not available to the user.

Transmission is enabled by setting the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 13-5). The transmission can also be started by first loading TXREG and then setting TXEN. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to TSR resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 13-6). Clearing TXEN during a transmission will cause the transmission to be aborted. This will reset the transmitter and the RA5/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty).

Steps to follow when setting up an Asynchronous Transmission:

1. Initialize the SPBRG register for the appropriate baud rate.
2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
3. If interrupts are desired, then set the TXIE bit.
4. If 9-bit transmission is desired, then set the TX9 bit.
5. Load data to the TXREG register.
6. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
7. Enable the transmission by setting TXEN (starts transmission).

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner than doing these two events in the opposite order.

**Note:** To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is re-enabled.

## 15.2 Q Cycle Activity


Each instruction cycle (Tcy) is comprised of four Q cycles (Q1-Q4). The Q cycles provide the timing/designation for the Decode, Read, Execute, Write etc., of each instruction cycle. The following diagram shows the relationship of the Q cycles to the instruction cycle.

The 4 Q cycles that make up an instruction cycle (Tcy) can be generalized as:

- Q1: Instruction Decode Cycle or forced NOP
- Q2: Instruction Read Cycle or NOP
- Q3: Instruction Execute
- Q4: Instruction Write Cycle or NOP

Each instruction will show the detailed Q cycle operation for the instruction.

**FIGURE 15-2: Q CYCLE ACTIVITY**



<b>CLRWDT</b>	<b>Clear Watchdog Timer</b>				
Syntax:	[ <i>label</i> ] CLRWDT				
Operands:	None				
Operation:	00h → WDT 0 → WDT postscaler, 1 → <u>TO</u> 1 → <u>PD</u>				
Status Affected:	<u>TO</u> , <u>PD</u>				
Encoding:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td>0000</td> <td>0000</td> <td>0000</td> <td>0100</td> </tr> </table>	0000	0000	0000	0100
0000	0000	0000	0100		
Description:	CLRWDT instruction resets the watchdog timer. It also resets the prescaler of the WDT. Status bits <u>TO</u> and <u>PD</u> are set.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read register ALUSTA	Execute	NOP		

Example: CLRWDT

**Before Instruction**

WDT counter = ?

**After Instruction**

WDT counter	=	0x00
WDT Postscaler	=	0
<u>TO</u>	=	1
<u>PD</u>	=	1

<b>COMF</b>	<b>Complement f</b>				
Syntax:	[ <i>label</i> ] COMF f,d				
Operands:	$0 \leq f \leq 255$ $d \in [0,1]$				
Operation:	$(\bar{f}) \rightarrow (\text{dest})$				
Status Affected:	Z				
Encoding:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td>0001</td> <td>001d</td> <td>ffff</td> <td>ffff</td> </tr> </table>	0001	001d	ffff	ffff
0001	001d	ffff	ffff		
Description:	The contents of register 'f' are complemented. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Execute	Write register 'f'		

Example: COMF REG1, 0

**Before Instruction**

REG1 = 0x13

**After Instruction**

REG1	=	0x13
WREG	=	0xEC

<b>INCF</b>	<b>Increment f</b>								
Syntax:	[ <i>label</i> ] INCF f,d								
Operands:	$0 \leq f \leq 255$ $d \in [0,1]$								
Operation:	$(f) + 1 \rightarrow (\text{dest})$								
Status Affected:	OV, C, DC, Z								
Encoding:	<table border="1"><tr><td>0001</td><td>010d</td><td>ffff</td><td>ffff</td></tr></table>	0001	010d	ffff	ffff				
0001	010d	ffff	ffff						
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'.								
Words:	1								
Cycles:	1								
Q Cycle Activity:									
	<table border="1"> <tr> <th>Q1</th><th>Q2</th><th>Q3</th><th>Q4</th></tr> <tr> <td>Decode</td><td>Read register 'f'</td><td>Execute</td><td>Write to destination</td></tr> </table>	Q1	Q2	Q3	Q4	Decode	Read register 'f'	Execute	Write to destination
Q1	Q2	Q3	Q4						
Decode	Read register 'f'	Execute	Write to destination						

Example: INCF CNT, 1

Before Instruction

CNT	=	0xFF
Z	=	0
C	=	?

After Instruction

CNT	=	0x00
Z	=	1
C	=	1

<b>INCFSZ</b>	<b>Increment f, skip if 0</b>								
Syntax:	[ <i>label</i> ] INCFSZ f,d								
Operands:	$0 \leq f \leq 255$ $d \in [0,1]$								
Operation:	$(f) + 1 \rightarrow (\text{dest})$ skip if result = 0								
Status Affected:	None								
Encoding:	<table border="1"><tr><td>0001</td><td>111d</td><td>ffff</td><td>ffff</td></tr></table>	0001	111d	ffff	ffff				
0001	111d	ffff	ffff						
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead making it a two-cycle instruction.								
Words:	1								
Cycles:	1(2)								
Q Cycle Activity:									
	<table border="1"> <tr> <th>Q1</th><th>Q2</th><th>Q3</th><th>Q4</th></tr> <tr> <td>Decode</td><td>Read register 'f'</td><td>Execute</td><td>Write to destination</td></tr> </table>	Q1	Q2	Q3	Q4	Decode	Read register 'f'	Execute	Write to destination
Q1	Q2	Q3	Q4						
Decode	Read register 'f'	Execute	Write to destination						

If skip:

Q1	Q2	Q3	Q4
Forced NOP	NOP	Execute	NOP

Example: HERE INCFSZ CNT, 1  
NZERO :  
ZERO :

Before Instruction

PC	=	Address (HERE)
----	---	----------------

After Instruction

CNT	=	CNT + 1
If CNT	=	0;
PC	=	Address (ZERO)
If CNT	≠	0;
PC	=	Address (NZERO)

# PIC17C4X

---

Applicable Devices	42	R42	42A	43	R43	44
--------------------	----	-----	-----	----	-----	----

---


**TABLE 17-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)**

OSC	PIC17C42-16	PIC17C42-25
RC	VDD: 4.5V to 5.5V IDD: 6 mA max. IPD: 5 $\mu$ A max. at 5.5V (WDT disabled) Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 6 mA max. IPD: 5 $\mu$ A max. at 5.5V (WDT disabled) Freq: 4 MHz max.
XT	VDD: 4.5V to 5.5V IDD: 24 mA max. IPD: 5 $\mu$ A max. at 5.5V (WDT disabled) Freq: 16 MHz max.	VDD: 4.5V to 5.5V IDD: 38 mA max. IPD: 5 $\mu$ A max. at 5.5V (WDT disabled) Freq: 25 MHz max.
EC	VDD: 4.5V to 5.5V IDD: 24 mA max. IPD: 5 $\mu$ A max. at 5.5V (WDT disabled) Freq: 16 MHz max.	VDD: 4.5V to 5.5V IDD: 38 mA max. IPD: 5 $\mu$ A max. at 5.5V (WDT disabled) Freq: 25 MHz max.
LF	VDD: 4.5V to 5.5V IDD: 150 $\mu$ A max. at 32 kHz (WDT enabled) IPD: 5 $\mu$ A max. at 5.5V (WDT disabled) Freq: 2 MHz max.	VDD: 4.5V to 5.5V IDD: 150 $\mu$ A max. at 32 kHz (WDT enabled) IPD: 5 $\mu$ A max. at 5.5V (WDT disabled) Freq: 2 MHz max.

---

Applicable Devices | 42 | R42 | 42A | 43 | R43 | 44

FIGURE 17-3: CLKOUT AND I/O TIMING



† In EC and RC modes only.

TABLE 17-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKOUT↓	—	15 ‡	30 ‡	ns	Note 1
11	TosH2ckH	OSC1↑ to CLKOUT↑	—	15 ‡	30 ‡	ns	Note 1
12	TckR	CLKOUT rise time	—	5 ‡	15 ‡	ns	Note 1
13	TckF	CLKOUT fall time	—	5 ‡	15 ‡	ns	Note 1
14	TckH2ioV	CLKOUT↑ to Port out valid	—	—	0.5TCY + 20‡	ns	Note 1
15	TioV2ckH	Port in valid before CLKOUT↑	0.25TCY + 25 ‡	—	—	ns	Note 1
16	TckH2iol	Port in hold after CLKOUT↑	0 ‡	—	—	ns	Note 1
17	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid	—	—	100 ‡	ns	
20	TioR	Port output rise time	—	10 ‡	35 ‡	ns	
21	TioF	Port output fall time	—	10 ‡	35 ‡	ns	
22	TinHL	INT pin high or low time	25 *	—	—	ns	
23	TrbHL	RB7:RB0 change INT high or low time	25 *	—	—	ns	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

‡ These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Measurements are taken in EC Mode where OSC2 output = 4 x Tosc = TCY.

# PIC17C4X

Applicable Devices | 42 | R42 | 42A | 43 | R43 | 44 |

FIGURE 18-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD





FIGURE 18-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



# PIC17C4X

**Applicable Devices** 42 R42 42A 43 R43 44

**TABLE 19-1: CROSS REFERENCE OF DEVICE Specs FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)**

		JW Devices (Ceramic Windboxed Devices)			
		PIC17CR42-33 PIC17C42A-33 PIC17C43-33 PIC17CR43-33 PIC17C44-33	PIC17CR42-25 PIC17C42A-25 PIC17C43-25 PIC17CR43-25 PIC17C44-25	PIC17CR42-16 PIC17C42A-16 PIC17C43-16 PIC17CR43-16 PIC17C44-16	PIC17CR42-16 PIC17C42A-16 PIC17C43-16 PIC17CR43-16 PIC17C44-16
OSC		VDD: 2.5V to 6.0V IDD: 6 mA max. IPD: 5 $\mu$ A max. at 5.5V WDT disabled Freq: 4 MHz max.	VDD: 4.5V to 6.0V IDD: 6 mA max. IPD: 5 $\mu$ A max. at 5.5V WDT disabled Freq: 4 MHz max.	VDD: 4.5V to 6.0V IDD: 6 mA max. IPD: 5 $\mu$ A max. at 5.5V WDT disabled Freq: 4 MHz max.	VDD: 4.5V to 6.0V IDD: 6 mA max. IPD: 5 $\mu$ A max. at 5.5V WDT disabled Freq: 4 MHz max.
RC		VDD: 2.5V to 6.0V IDD: 12 mA max. IPD: 5 $\mu$ A max. at 5.5V WDT disabled Freq: 4 MHz max.	VDD: 4.5V to 6.0V IDD: 24 mA max. IPD: 5 $\mu$ A max. at 5.5V WDT disabled Freq: 8 MHz max.	VDD: 4.5V to 6.0V IDD: 24 mA max. IPD: 5 $\mu$ A max. at 5.5V WDT disabled Freq: 16 MHz max.	VDD: 4.5V to 6.0V IDD: 38 mA max. IPD: 5 $\mu$ A max. at 5.5V WDT disabled Freq: 25 MHz max.
XT		VDD: 2.5V to 6.0V IDD: 12 mA max. IPD: 5 $\mu$ A max. at 5.5V WDT disabled Freq: 8 MHz max.	VDD: 4.5V to 6.0V IDD: 24 mA max. IPD: 5 $\mu$ A max. at 5.5V WDT disabled Freq: 16 MHz Max	VDD: 4.5V to 6.0V IDD: 38 mA max. IPD: 5 $\mu$ A max. at 5.5V WDT disabled Freq: 25 MHz max.	VDD: 4.5V to 6.0V IDD: 38 mA max. IPD: 5 $\mu$ A max. at 5.5V WDT disabled Freq: 33 MHz max.
EC		VDD: 2.5V to 6.0V IDD: 12 mA max. IPD: 5 $\mu$ A max. at 5.5V WDT disabled Freq: 8 MHz max.	VDD: 4.5V to 6.0V IDD: 24 mA max. IPD: 5 $\mu$ A max. at 5.5V WDT disabled Freq: 16 MHz Max	VDD: 4.5V to 6.0V IDD: 38 mA max. IPD: 5 $\mu$ A max. at 5.5V WDT disabled Freq: 25 MHz max.	VDD: 4.5V to 6.0V IDD: 38 mA max. IPD: 5 $\mu$ A max. at 5.5V WDT disabled Freq: 33 MHz max.
LF		VDD: 2.5V to 6.0V IDD: 150 $\mu$ A max. at 32 kHz IPD: 5 $\mu$ A max. at 5.5V WDT disabled Freq: 2 MHz max.	VDD: 4.5V to 6.0V IDD: 95 $\mu$ A typ. at 32 kHz IPD: < 1 $\mu$ A typ. at 5.5V WDT disabled Freq: 2 MHz max.	VDD: 4.5V to 6.0V IDD: 95 $\mu$ A typ. at 32 kHz IPD: < 1 $\mu$ A typ. at 5.5V WDT disabled Freq: 2 MHz max.	VDD: 2.5V to 6.0V IDD: 150 $\mu$ A max. at 32 kHz IPD: 5 $\mu$ A max. at 5.5V WDT disabled Freq: 2 MHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

## E.2 PIC16C5X Family of Devices

	Clock	Memory	Peripherals	Features
PIC16C52	4	384	—	25 TMR0 12 2.5-6.25 33 18-pin DIP, SOIC
PIC16C54	20	512	—	25 TMR0 12 2.5-6.25 33 18-pin DIP, SOIC; 20-pin SSOP
PIC16C54A	20	512	—	25 TMR0 12 2.0-6.25 33 18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54A	20	—	512	25 TMR0 12 2.0-6.25 33 18-pin DIP, SOIC; 20-pin SSOP
PIC16C55	20	512	—	24 TMR0 20 2.5-6.25 33 28-pin DIP, SOIC, SSOP
PIC16C55	20	1K	—	25 TMR0 12 2.5-6.25 33 18-pin DIP, SOIC; 20-pin SSOP
PIC16C56	20	2K	—	72 TMR0 20 2.5-6.25 33 28-pin DIP, SOIC, SSOP
PIC16C57	20	—	2K	72 TMR0 20 2.5-6.25 33 28-pin DIP, SOIC, SSOP
PIC16CR57B	20	2K	—	73 TMR0 12 2.0-6.25 33 18-pin DIP, SOIC; 20-pin SSOP
PIC16C58A	20	—	2K	73 TMR0 12 2.5-6.25 33 18-pin DIP, SOIC; 20-pin SSOP
PIC16CR58A	20	—	2K	73 TMR0

All PIC16/17 Family devices have Power-On Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

Timing Diagrams	
Asynchronous Master Transmission	90
Asynchronous Reception	92
Back to Back Asynchronous Master Transmission	90
Interrupt (INT, TMR0 Pins)	26
PIC17C42 Capture	159
PIC17C42 CLKOUT and I/O	156
PIC17C42 Memory Interface Read	162
PIC17C42 Memory Interface Write	161
PIC17C42 PWM Timing	159
PIC17C42 RESET, Watchdog Timer, Oscillator	
Start-up Timer and Power-up Timer	157
PIC17C42 Timer0 Clock	158
PIC17C42 Timer1, Timer2 and Timer3 Clock	158
PIC17C42 USART Module, Synchronous	
Receive	160
PIC17C42 USART Module, Synchronous	
Transmission	160
PIC17C43/44 Capture Timing	188
PIC17C43/44 CLKOUT and I/O	185
PIC17C43/44 External Clock	184
PIC17C43/44 Memory Interface Read	191
PIC17C43/44 Memory Interface Write	190
PIC17C43/44 PWM Timing	188
PIC17C43/44 RESET, Watchdog Timer, Oscillator	
Start-up Timer and Power-up Timer	186
PIC17C43/44 Timer0 Clock	187
PIC17C43/44 Timer1, Timer2 and Timer3 Clock	187
PIC17C43/44 USART Module Synchronous	
Receive	189
PIC17C43/44 USART Module Synchronous	
Transmission	189
Synchronous Reception	95
Synchronous Transmission	94
Table Read	48
Table Write	46
TMR0	68, 69
TMR0 Read/Write in Timer Mode	70
TMR1, TMR2, and TMR3 in External Clock Mode	80
TMR1, TMR2, and TMR3 in Timer Mode	81
Wake-Up from SLEEP	105
Timing Diagrams and Specifications	155
Timing Parameter Symbology	153
TLRD	44, 139
TLWT	43, 140
TMR0	
16-bit Read	69
16-bit Write	69
Clock Timing	158
Module	68
Operation	68
Overview	65
Prescaler Assignments	69
Read/Write Considerations	69
Read/Write in Timer Mode	70
Timing	68, 69
TMR0 STATUS/Control Register (T0STA)	38
TMR0H	34
TMR0L	34
TMR1	20, 35
8-bit Mode	73
External Clock Input	73
Overview	65
Timer Mode	81
Timing in External Clock Mode	80
Two 8-bit Timer/Counter Mode	73
Using with PWM	75
TMR1CS	71
TMR1IE	23
TMR1IF	24
TMR1ON	72
TMR2	20, 35
8-bit Mode	73
External Clock Input	73
In Timer Mode	81
Timing in External Clock Mode	80
Two 8-bit Timer/Counter Mode	73
Using with PWM	75
TMR2CS	71
TMR2IE	23
TMR2IF	24
TMR2ON	72
TMR3	
Dual Capture1 Register Mode	79
Example, Reading From	80
Example, Writing To	80
External Clock Input	80
In Timer Mode	81
One Capture and One Period Register Mode	78
Overview	65
Reading/Writing	80
Timing in External Clock Mode	80
TMR3CS	71, 77
TMR3H	20, 35
TMR3IE	23
TMR3IF	24, 77
TMR3L	20, 35
TMR3ON	72, 77
TO	37, 103, 105
Transmit Status and Control Register	83
TRMT	83
TSTFSZ	140
Turning on 16-bit Timer	74
TX9	83
TX9d	83
TXEN	83
TXIE	23
TXIF	24
TXREG	19, 34, 89, 93, 97, 98
TXSTA	19, 34, 92, 96, 98
<b>U</b>	
Upward Compatibility	5
USART	
Asynchronous Master Transmission	90
Asynchronous Mode	89
Asynchronous Receive	91
Asynchronous Transmitter	89
Baud Rate Generator	86
Synchronous Master Mode	93
Synchronous Master Reception	95
Synchronous Master Transmission	93
Synchronous Slave Mode	97
Synchronous Slave Transmit	97
<b>W</b>	
Wake-up from SLEEP	105
Wake-up from SLEEP Through Interrupt	105
Watchdog Timer	99, 103

WDT .....	99, 103
Clearing the WDT .....	103
Normal Timer .....	103
Period .....	103
Programming Considerations .....	103
WDTPS0 .....	99
WDTPS1 .....	99
WREG .....	34

## X

XORLW .....	141
XORWF .....	141

## Z

Z .....	9, 36
Zero (Z) .....	9

## LIST OF EXAMPLES

Example 3-1: Signed Math .....	9
Example 3-2: Instruction Pipeline Flow .....	14
Example 5-1: Saving STATUS and WREG in RAM .....	27
Example 6-1: Indirect Addressing.....	40
Example 7-1: Table Write .....	46
Example 7-2: Table Read.....	48
Example 8-1: 8 x 8 Multiply Routine .....	49
Example 8-2: 8 x 8 Signed Multiply Routine .....	49
Example 8-3: 16 x 16 Multiply Routine .....	50
Example 8-4: 16 x 16 Signed Multiply Routine .....	51
Example 9-1: Initializing PORTB .....	57
Example 9-2: Initializing PORTC .....	58
Example 9-3: Initializing PORTD .....	60
Example 9-4: Initializing PORTE .....	62
Example 9-5: Read Modify Write Instructions on an I/O Port .....	64
Example 11-1: 16-Bit Read .....	69
Example 11-2: 16-Bit Write.....	69
Example 12-1: Sequence to Read Capture Registers.....	78
Example 12-2: Writing to TMR3 .....	80
Example 12-3: Reading from TMR3.....	80
Example 13-1: Calculating Baud Rate Error.....	86
Example F-1: PIC17C42 to Sleep.....	223

## LIST OF FIGURES

Figure 3-1: PIC17C42 Block Diagram .....	10
Figure 3-2: PIC17CR42/42A/43/R43/44 Block Diagram.....	11
Figure 3-3: Clock/Instruction Cycle.....	14
Figure 4-1: Simplified Block Diagram of On-chip Reset Circuit.....	15
Figure 4-2: Time-Out Sequence on Power-Up (MCLR Tied to VDD) .....	17
Figure 4-3: Time-Out Sequence on Power-Up (MCLR NOT Tied to VDD).....	17
Figure 4-4: Slow Rise Time (MCLR Tied to VDD) .....	17
Figure 4-5: Oscillator Start-Up Time .....	18
Figure 4-6: Using On-Chip POR .....	18
Figure 4-7: Brown-out Protection Circuit 1.....	18
Figure 4-8: PIC17C42 External Power-On Reset Circuit (For Slow VDD Power-Up) .....	18
Figure 4-9: Brown-out Protection Circuit 2.....	18
Figure 5-1: Interrupt Logic .....	21
Figure 5-2: INTSTA Register (Address: 07h, Unbanked) .....	22
Figure 5-3: PIE Register (Address: 17h, Bank 1) .....	23
Figure 5-4: PIR Register (Address: 16h, Bank 1) .....	24
Figure 5-5: INT Pin / T0CK1 Pin Interrupt Timing .....	26
Figure 6-1: Program Memory Map and Stack.....	29
Figure 6-2: Memory Map in Different Modes .....	30
Figure 6-3: External Program Memory Access Waveforms .....	31
Figure 6-4: Typical External Program Memory Connection Diagram.....	31
Figure 6-5: PIC17C42 Register File Map .....	33
Figure 6-6: PIC17CR42/42A/43/R43/44 Register File Map.....	33
Figure 6-7: ALUSTA Register (Address: 04h, Unbanked) .....	36
Figure 6-8: CPUSTA Register (Address: 06h, Unbanked) .....	37
Figure 6-9: T0STA Register (Address: 05h, Unbanked) .....	38
Figure 6-10: Indirect Addressing.....	39
Figure 6-11: Program Counter Operation .....	41

# PIC17C4X

---

---

## NOTES: