

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	8MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	4KB (2K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	232 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	44-MQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17lc42a-08-pq

## 3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC17C4X can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC17C4X uses a modified Harvard architecture. This architecture has the program and data accessed from separate memories. So the device has a program memory bus and a data memory bus. This improves bandwidth over traditional von Neumann architecture, where program and data are fetched from the same memory (accesses over the same bus). Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. PIC17C4X opcodes are 16-bits wide, enabling single word instructions. The full 16-bit wide program memory bus fetches a 16-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions. Consequently, all instructions execute in a single cycle (121 ns @ 33 MHz), except for program branches and two special instructions that transfer data between program and data memory.

The PIC17C4X can address up to 64K x 16 of program memory space.

The **PIC17C42** and **PIC17C42A** integrate 2K x 16 of EPROM program memory on-chip, while the **PIC17CR42** has 2K x 16 of ROM program memory on-chip.

The **PIC17C43** integrates 4K x 16 of EPROM program memory, while the **PIC17CR43** has 4K x 16 of ROM program memory.

The **PIC17C44** integrates 8K x 16 EPROM program memory.

Program execution can be internal only (microcontroller or protected microcontroller mode), external only (microprocessor mode) or both (extended microcontroller mode). Extended microcontroller mode does not allow code protection.

The PIC17CXX can directly or indirectly address its register files or data memory. All special function registers, including the Program Counter (PC) and Working Register (WREG), are mapped in the data memory. The PIC17CXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC17CXX simple yet efficient. In addition, the learning curve is reduced significantly.

One of the PIC17CXX family architectural enhancements from the PIC16CXX family allows two file registers to be used in some two operand instructions. This allows data to be moved directly between two registers without going through the WREG register. This increases performance and decreases program memory usage.

The PIC17CXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift, and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature.

The WREG register is an 8-bit working register used for ALU operations.

All PIC17C4X devices (except the PIC17C42) have an 8 x 8 hardware multiplier. This multiplier generates a 16-bit result in a single cycle.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

Although the ALU does not perform signed arithmetic, the Overflow bit (OV) can be used to implement signed math. Signed arithmetic is comprised of a magnitude and a sign bit. The overflow bit indicates if the magnitude overflows and causes the sign bit to change state. Signed math can have greater than 7-bit values (magnitude), if more than one byte is used. The use of the overflow bit only operates on bit6 (MSb of magnitude) and bit7 (sign bit) of the value in the ALU. That is, the overflow bit is not useful if trying to implement signed math where the magnitude, for example, is 11-bits. If the signed math values are greater than 7-bits (15-, 24-or 31-bit), the algorithm must ensure that the low order bytes ignore the overflow status bit.

Care should be taken when adding and subtracting signed numbers to ensure that the correct operation is executed. Example 3-1 shows an item that must be taken into account when doing signed arithmetic on an ALU which operates as an unsigned machine.

#### **EXAMPLE 3-1: SIGNED MATH**

Hex Value	Signed Value Math	Unsigned Value Math
FFh	-127	255
<u>+ 01h</u>	<u>+ 1</u>	<u>+ 1</u>
= ?	= -126  (FEh)	= 0 (00h);
		Carry bit = $1$

Signed math requires the result in REG to be FEh (-126). This would be accomplished by subtracting one as opposed to adding one.

Simplified block diagrams are shown in Figure 3-1 and Figure 3-2. The descriptions of the device pins are listed in Table 3-1.

## 5.4 Interrupt Operation

Global Interrupt Disable bit, GLINTD (CPUSTA<4>), enables all unmasked interrupts (if clear) or disables all interrupts (if set). Individual interrupts can be disabled through their corresponding enable bits in the INTSTA register. Peripheral interrupts need either the global peripheral enable PEIE bit disabled, or the specific peripheral enable bit disabled. Disabling the peripherals via the global peripheral enable bit, disables all peripheral interrupts. GLINTD is set on reset (interrupts disabled).

The RETFIE instruction allows returning from interrupt and re-enable interrupts at the same time.

When an interrupt is responded to, the GLINTD bit is automatically set to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with interrupt vector. There are four interrupt vectors to reduce interrupt latency.

The peripheral interrupt vector has multiple interrupt sources. Once in the peripheral interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The peripheral interrupt flag bit(s) must be cleared in software before reenabling interrupts to avoid continuous interrupts.

The PIC17C4X devices have four interrupt vectors. These vectors and their hardware priority are shown in Table 5-1. If two enabled interrupts occur "at the same time", the interrupt of the highest priority will be serviced first. This means that the vector address of that interrupt will be loaded into the program counter (PC).

TABLE 5-1: INTERRUPT VECTORS/ PRIORITIES

Address	Vector	Priority
0008h	External Interrupt on RA0/ INT pin (INTF)	1 (Highest)
0010h	TMR0 overflow interrupt (T0IF)	2
0018h	External Interrupt on T0CKI (T0CKIF)	3
0020h	Peripherals (PEIF)	4 (Lowest)

- Note 1: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GLINTD bit.
- **Note 2:** When disabling any of the INTSTA enable bits, the GLINTD bit should be set (disabled).
- Note 3: For the PIC17C42 only:

If an interrupt occurs while the Global Interrupt Disable (GLINTD) bit is being set, the GLINTD bit may unintentionally be reenabled by the user's Interrupt Service Routine (the RETFIE instruction). The events that would cause this to occur are:

- An interrupt occurs simultaneously with an instruction that sets the GLINTD bit.
- The program branches to the Interrupt vector and executes the Interrupt Service Routine.
- The Interrupt Service Routine completes with the execution of the RET-FIE instruction. This causes the GLINTD bit to be cleared (enables interrupts), and the program returns to the instruction after the one which was meant to disable interrupts.

The method to ensure that interrupts are globally disabled is:

 Ensure that the GLINTD bit was set by the instruction, as shown in the following code:

```
LOOP BSF CPUSTA, GLINTD; Disable Global; Interrupt
BTFSS CPUSTA, GLINTD; Global Interrupt; Disabled?
GOTO LOOP; NO, try again; YES, continue; with program; low
```


TABLE 6-1: MODE MEMORY ACCESS

Operating Mode	Internal Program Memory	Configuration Bits, Test Memory, Boot ROM
Microprocessor	No Access	No Access
Microcontroller	Access	Access
Extended Microcontroller	Access	No Access
Protected Microcontroller	Access	Access

The PIC17C4X can operate in modes where the program memory is off-chip. They are the microprocessor and extended microcontroller modes. The microprocessor mode is the default for an unprogrammed device.

Regardless of the processor mode, data memory is always on-chip.

FIGURE 6-2: MEMORY MAP IN DIFFERENT MODES



## 7.3 Table Reads

The table read allows the program memory to be read. This allows constant data to be stored in the program memory space, and retrieved into data memory when needed. Example 7-2 reads the 16-bit value at program memory address TBLPTR. After the dummy byte has been read from the TABLATH, the TABLATH is loaded with the 16-bit data from program memory address TBLPTR + 1. The first read loads the data into the latch, and can be considered a dummy read (unknown data loaded into 'f'). INDFO should be configured for either auto-increment or auto-decrement.

## **EXAMPLE 7-2: TABLE READ**

HIGH (TBL\_ADDR) ; Load the Table MOVLW MOVWF TBLPTRH address LOW (TBL\_ADDR) MOVLW MOVWF TBLPTRL TABLRD 0,0,DUMMY ; Dummy read, ; Updates TABLATCH TLRD 1, INDF0 ; Read HI byte of TABLATCH TABLRD 0,1,INDF0 ; Read LO byte of TABLATCH and Update TABLATCH

FIGURE 7-7: TABLRD TIMING





FIGURE 7-8: TABLRD TIMING (CONSECUTIVE TABLRD INSTRUCTIONS)



## 11.0 TIMER0

The Timer0 module consists of a 16-bit timer/counter, TMR0. The high byte is TMR0H and the low byte is TMR0L. A software programmable 8-bit prescaler makes an effective 24-bit overflow timer. The clock source is also software programmable as either the internal instruction clock or the RA1/T0CKI pin. The control bits for this module are in register T0STA (Figure 11-1).

FIGURE 11-1: TOSTA REGISTER (ADDRESS: 05h, UNBANKED)

R/W - 0	) R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	U - 0	
INTEDO		TOCS	PS3	PS2	PS1	PS0	_	R = Readable bit W = Writable bit
bit7							bit0	U = Unimplemented, Read as '0' -n = Value at POR reset
bit 7:	INTEDG: R This bit self 1 = Rising 6 0 = Falling	ects the ed edge of RA	lge upon w .0/INT pin g	hich the ing generates i	terrupt is d nterrupt	etected		
bit 6:		ects the ed S = 0 edge of RA edge of RA	lge upon w .1/T0CKI pi	hich TMR0 n incremei	nts TMR0 a	and/or gene		CKIF interrupt CKIF interrupt
bit 5:	TOCS: Time This bit selection 1 = Internal 0 = TOCKI	ects the clo	ock source	for TMR0.				
bit 4-1:	PS3:PS0: 7 These bits				R0.			
	PS3:PS0	Pre	scale Value	Э				
	0000 0001 0010 0011 0100 0101 0110 0111 1xxx		1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256					
bit 0:	Unimplem	<b>ented</b> : Rea	ad as '0'					

© 1996 Microchip Technology Inc.

## 12.1.3 USING PULSE WIDTH MODULATION (PWM) OUTPUTS WITH TMR1 AND TMR2

Two high speed pulse width modulation (PWM) outputs are provided. The PWM1 output uses Timer1 as its time-base, while PWM2 may be software configured to use either Timer1 or Timer2 as the time-base. The PWM outputs are on the RB2/PWM1 and RB3/PWM2 pins.

Each PWM output has a maximum resolution of 10-bits. At 10-bit resolution, the PWM output frequency is 24.4 kHz (@ 25 MHz clock) and at 8-bit resolution the PWM output frequency is 97.7 kHz. The duty cycle of the output can vary from 0% to 100%.

Figure 12-5 shows a simplified block diagram of the PWM module. The duty cycle register is double buffered for glitch free operation. Figure 12-6 shows how a glitch could occur if the duty cycle registers were not double buffered.

The user needs to set the PWM1ON bit (TCON2<4>) to enable the PWM1 output. When the PWM1ON bit is set, the RB2/PWM1 pin is configured as PWM1 output and forced as an output irrespective of the data direction bit (DDRB<2>). When the PWM1ON bit is clear, the pin behaves as a port pin and its direction is controlled by its data direction bit (DDRB<2>). Similarly, the PWM2ON (TCON2<5>) bit controls the configuration of the RB3/PWM2 pin.

## FIGURE 12-5: SIMPLIFIED PWM BLOCK DIAGRAM




FIGURE 12-6: PWM OUTPUT






FIGURE 13-3: USART TRANSMIT



## FIGURE 13-4: USART RECEIVE



## PIC17C4X

**CLRWDT Clear Watchdog Timer** Syntax: [label] CLRWDT Operands: None Operation:  $00h \to WDT$  $0 \rightarrow WDT$  postscaler,  $1 \rightarrow \overline{TO}$  $1 \rightarrow \overline{PD}$ TO, PD Status Affected: Encoding: 0000 0000 0000 0100 Description: CLRWDT instruction resets the watchdog timer. It also resets the prescaler of the WDT. Status bits  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  are set. Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register ALUSTA	Execute	NOP

Example: CLRWDT

Before Instruction

WDT counter ?

After Instruction

WDT counter 0x00 WDT Postscaler 0 TO 1  $\overline{\mathsf{PD}}$ 

COMF	Compler	ment f		
Syntax:	[ label ]	COMF	f,d	
Operands:	$0 \le f \le 25$ $d \in [0,1]$	55		
Operation:	$(\overline{f}) \rightarrow ($	dest)		
Status Affected:	Z			
Encoding:	0001	001d	ffff	ffff
Description:	mented. If	'd' is 0 the	ister 'f' are e result is s e result is s	stored in
Words:	1			
Cycles:	1			
Q Cvcle Activity:				

Read register 'f' COMF

Q2

Q3

Execute

REG1,0

Q4

Write

register 'f'

Before Instruction

REG1 0x13

After Instruction

Q1

Decode

Example:

REG1 0x13 WREG 0xEC

**IORWF** Inclusive OR WREG with f Syntax: [label] IORWF f,d Operands:  $0 \le f \le 255$  $d \in [0,1]$ Operation: (WREG) .OR. (f)  $\rightarrow$  (dest) Status Affected: Ζ 0000 Encoding: 100d ffff ffff Description: Inclusive OR WREG with register 'f'. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'. Words: 1 Cycles: 1 Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Execute	Write to
	register 'f'		destination

Example: IORWF RESULT, 0

Before Instruction

 $\begin{array}{lll} \mathsf{RESULT} &=& 0\mathsf{x}13 \\ \mathsf{WREG} &=& 0\mathsf{x}91 \end{array}$ 

After Instruction

RESULT = 0x13 WREG = 0x93

LCALL	Long Call		
Syntax:	[ label ] LCALL	k	
Operands:	$0 \le k \le 255$		
Operation:	$\begin{array}{l} PC + 1 \rightarrow TOS; \\ k \rightarrow PCL, (PCLA) \end{array}$	TH) → PC	ЭН
Status Affected:	None		
Encoding:	1011 0111	kkkk	kkkk
Description:	LCALL allows an u tine call to anywhe gram memory space	re within th	
	First, the return adpushed onto the st nation address is the program counter. In the destination addition the instruction. The	ack. A 16-l nen loaded The lower 8 Iress is emi	oit desti- into the s-bits of bedded in

Words: 1 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Execute	Write
	literal 'k'		register PCL
Forced NOP	NOP	Execute	NOP

Example: MOVLW HIGH(SUBROUTINE)

PCLATH.

MOVPF WREG, PCLATH LCALL LOW(SUBROUTINE)

is loaded from PC high holding latch,

Before Instruction

SUBROUTINE = 16-bit Address


PC = ?

After Instruction

PC = Address (SUBROUTINE)

Applicable Devices 42 R42 42A 43 R43 44

## FIGURE 17-7: CAPTURE TIMINGS




## **TABLE 17-7: CAPTURE REQUIREMENTS**

Parameter							
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
50	TccL	Capture1 and Capture2 input low time	10 *	_	_	ns	
51	TccH	Capture1 and Capture2 input high time	10 *	_	_	ns	
52	TccP	Capture1 and Capture2 input period	2 Tcy § N		_	ns	N = prescale value (4 or 16)

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested
- § This specification ensured by design.

## FIGURE 17-8: PWM TIMINGS



## **TABLE 17-8: PWM REQUIREMENTS**

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
53	TccR	PWM1 and PWM2 output rise time	_	10 *	35 *§	ns	
54	TccF	PWM1 and PWM2 output fall time	_	10 *	35 *§	ns	

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- § This specification ensured by design.

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 19-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, AND POWER-UP TIMER TIMING




TABLE 19-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)		100 *	_	_	ns	VDD = 5V
31	Twdt	Watchdog Timer Time-out Period (Prescale = 1)		5 *	12	25 *	ms	VDD = 5V
32	Tost	Oscillation Start-up Timer Period		_	1024Tosc§	_	ms	Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period		40 *	96	200 *	ms	VDD = 5V
35	TmcL2adI	MCLR to System Inter- face bus (AD15:AD0>)	PIC17CR42/42A/ 43/R43/44	_	_	100 *	ns	
		invalid	PIC17LCR42/ 42A/43/R43/44	_	_	120 *	ns	

<sup>\*</sup> These parameters are characterized but not tested.


<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>‡</sup> These parameters are for design guidance only and are not tested, nor characterized.

<sup>§</sup> This specification ensured by design.

Applicable Devices | 42 | R42 | 42A | 43 | R43 | 44

## FIGURE 19-7: CAPTURE TIMINGS




## **TABLE 19-7: CAPTURE REQUIREMENTS**

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
50	TccL	Capture1 and Capture2 input low time	10 *	_	_	ns	
51	TccH	Capture1 and Capture2 input high time	10 *	_	_	ns	
52	TccP	Capture1 and Capture2 input period	2Tcy § N	_	_	ns	N = prescale value (4 or 16)

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- § This specification ensured by design.

## FIGURE 19-8: PWM TIMINGS



## TABLE 19-8: PWM REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
53	TccR	PWM1 and PWM2 output rise time	_	10 *	35 *§	ns	
54	TccF	PWM1 and PWM2 output fall time	_	10 *	35 *§	ns	

These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>§</sup> This specification ensured by design.

## PIC17C4X

**NOTES:** 

Applicable Devices 42 R42 42A 43 R43 44

## 20.0 PIC17CR42/42A/43/R43/44 DC AND AC CHARACTERISTICS


The graphs and tables provided in this section are for design guidance and are not tested nor guaranteed. In some graphs or tables the data presented is outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are ensured to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean +  $3\sigma$ ) and (mean -  $3\sigma$ ) respectively where  $\sigma$  is standard deviation.

TABLE 20-1: PIN CAPACITANCE PER PACKAGE TYPE

Pin Name	Typical Capacitance (pF)						
riii Naiile	40-pin DIP	44-pin PLCC	44-pin MQFP	44-pin TQFP			
All pins, except MCLR, VDD, and VSS	10	10	10	10			
MCLR pin	20	20	20	20			

FIGURE 20-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE



© 1996 Microchip Technology Inc.

Applicable Devices | 42 | R42 | 42A | 43 | R43 | 44

FIGURE 20-5: TRANSCONDUCTANCE (gm) OF LF OSCILLATOR vs. VDD





FIGURE 20-6: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD




## 21.6 Package Marking Information


40-Lead PDIP/CERDIP




40 Lead CERDIP Windowed



44-Lead PLCC



44-Lead MQFP




44-Lead TQFP




Example



Example



Example



Example



Example



Microchip part number information Legend: MM...M XX...X Customer specific information\* AA Year code (last 2 digits of calendar year) BB Week code (week of January 1 is week '01') С Facility code of the plant at which wafer is manufactured C = Chandler, Arizona, U.S.A., S = Tempe, Arizona, U.S.A. D Mask revision number Ε Assembly code of the plant or country of origin in which part was assembled

**lote**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

\* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

#### **INDEX** CA1IE ......23 CA1IF ......24 CA1OVF ......72 Α CA2ED0 ......71 CA2ED1 ......71 ADDLW ......112 CA2H ......20, 35 ADDWF ......112 CA2IE ......23, 78 ADDWFC ......113 CA2IF ......24, 78 ALU ......9 ALU STATUS Register (ALUSTA) ......36 CA2OVF ......72 ALUSTA ......34, 36, 108 Calculating Baud Rate Error .....86 ALUSTA Register .......36 CALL ......39, 117 ANDLW ......113 Capacitor Selection ANDWF ......114 Ceramic Resonators ......101 Application Notes Crystal Oscillator ......101 AN552 ......55 Capture ......71, 78 Assembler ......144 Capture Sequence to Read Example ......78 Asynchronous Master Transmission ......90 Capture1 Asynchronous Transmitter ......89 Mode ......71 Overflow ......72 Capture2 В Mode 71 Overflow .......72 Bank Select Register (BSR) ......42 Carry (C) ......9 Banking .......42 Ceramic Resonators ......100 Baud Rate Formula ......86 Circular Buffer ......39 Baud Rate Generator (BRG) ......86 Clearing the Prescaler ......103 **Baud Rates** Clock/Instruction Cycle (Figure) ......14 Asynchronous Mode ......88 Clocking Scheme/Instruction Cycle (Section) ......14 Synchronous Mode ......87 CLRF ......117 BCF ......114 CLRWDT ......118 Bit Manipulation ......108 Code Protection .......99, 106 **Block Diagrams** COMF ......118 On-chip Reset Circuit ......15 Configuration PIC17C42 ......10 Bits ......100 PORTD ......60 Locations ......100 Oscillator ......100 Word ......99 RA0 and RA1 .....53 CPFSEQ ......119 RA2 and RA3 ......54 CPFSGT ......119 RA4 and RA5 ......54 CPFSLT ......120 RB3:RB2 Port Pins ......56 CPU STATUS Register (CPUSTA) ......37 RB7:RB4 and RB1:RB0 Port Pins ......55 CPUSTA ......34, 37, 105 RC7:RC0 Port Pins ......58 CREN ......84 Timer3 with One Capture and One Period Register .. 78 Crystal Operation, Overtone Crystals ......101 TMR1 and TMR2 in 16-bit Timer/Counter Mode ....... 74 Crystal or Ceramic Resonator Operation ......100 TMR1 and TMR2 in Two 8-bit Timer/Counter Mode .. 73 TMR3 with Two Capture Registers ......79 CSRC ......83 WDT ......104 BORROW .......9 BRG ......86 D BSF ......115 Data Memory BSR ......34, 42 GPR ......29, 32 BSR Operation ......42 Indirect Addressing ......39 BTFSC ......115 Organization ......32 BTFSS ......116 SFR ......29, 32 BTG .......116 Transfer to Program Memory ......43 DAW ......120 C DDRB ......19, 34, 55 DDRC ......19, 34, 58 DDRD ......19, 34, 60 C Compiler (MP-C) .......145 DDRE ......19, 34, 62 DECF ......121 CA1ED0 ......71 DECFSNZ ......122 CA1ED1 ......71 DECFSZ ......121

# PIC17C4X

Timing Diagrams		Using with PWM	75
Asynchronous Master Transmission	90	TMR1CS	
Asynchronous Reception		TMR1IE	23
Back to Back Asynchronous Master Transmission		TMR1IF	
Interrupt (INT, TMR0 Pins)		TMR1ON	
PIC17C42 Capture		TMR2	,
PIC17C42 CLKOUT and I/O		8-bit Mode	
PIC17C42 Memory Interface Read		External Clock Input	
PIC17C42 Memory Interface Write		In Timer Mode	
PIC17C42 PWM Timing	159	Timing in External Clock Mode	
PIC17C42 RESET, Watchdog Timer, Oscillator		Two 8-bit Timer/Counter Mode	
Start-up Timer and Power-up Timer		Using with PWM	
PIC17C42 Timer0 Clock		TMR2CS	71
PIC17C42 Timer1, Timer2 and Timer3 Clock	158	TMR2IE	23
PIC17C42 USART Module, Synchronous		TMR2IF	24
Receive	160	TMR2ON	72
PIC17C42 USART Module, Synchronous		TMR3	
Transmission	160	Dual Capture1 Register Mode	
PIC17C43/44 Capture Timing	188	Example, Reading From	
PIC17C43/44 CLKOUT and I/O	185	Example, Writing To	80
PIC17C43/44 External Clock	184	External Clock Input	80
PIC17C43/44 Memory Interface Read	191	In Timer Mode	
PIC17C43/44 Memory Interface Write		One Capture and One Period Register	r Mode 78
PIC17C43/44 PWM Timing		Overview	
PIC17C43/44 RESET, Watchdog Timer, Oscillator		Reading/Writing	
Start-up Timer and Power-up Timer		Timing in External Clock Mode	
PIC17C43/44 Timer0 Clock		TMR3CS	
PIC17C43/44 Timer1, Timer2 and Timer3 Clock		TMR3H	·
PIC17C43/44 USART Module Synchronous		TMR3IE	,
Receive	189	TMR3IF	
PIC17C43/44 USART Module Synchronous	100	TMR3L	•
Transmission	180	TMR30N	,
Synchronous Reception		TO	
Synchronous Transmission		Transmit Status and Control Register	
Table Read		TRMT	
Table Write		TSTFSZ	
TMR06	,	Turning on 16-bit Timer	
TMR0 Read/Write in Timer Mode		TX9	
TMR1, TMR2, and TMR3 in External Clock Mode .		TX9d	
TMR1, TMR2, and TMR3 in Timer Mode		TXEN	
Wake-Up from SLEEP		TXIE	
Timing Diagrams and Specifications		TXIF	
Timing Parameter Symbology		TXREG19,	
TLRD44		TXSTA	19, 34, 92, 96, 98
TLWT43	3, 140		
TMR0		U	
16-bit Read	69	•	
16-bit Write		Upward Compatibility	F
Clock Timing	158	USART	
Module	68		0.0
Operation	68	Asynchronous Master Transmission .	
Overview	65	Asynchronous Mode	
Prescaler Assignments	69	Asynchronous Receive	
Read/Write Considerations	69	Asynchronous Transmitter	
Read/Write in Timer Mode	70	Baud Rate Generator	
Timing6	88, 69	Synchronous Master Mode	
TMR0 STATUS/Control Register (T0STA)	38	Synchronous Master Reception	
TMR0H		Synchronous Master Transmission	
TMROL		Synchronous Slave Mode	
TMR12		Synchronous Slave Transmit	97
8-bit Mode			
External Clock Input		W	
Overview		**	
Timer Mode		Waka up from SLEED	400
Timing in External Clock Mode		Wake-up from SLEEP Through Interrupt	
Two 8-bit Timer/Counter Mode		Wake-up from SLEEP Through Interrupt	
TWO O DIE THINOT/OUGHTER MOUE	13	Watchdog Timer	99, 103

## PIC17C4X

Table 17-9:	Serial Port Synchronous Transmission
	Requirements160
Table 17-10:	Serial Port Synchronous Receive
	Requirements160
Table 17-11:	Memory Interface Write Requirements 161
Table 17-12:	Memory Interface Read Requirements 162
Table 18-1:	Pin Capacitance per Package Type 163
Table 18-2:	RC Oscillator Frequencies165
Table 19-1:	Cross Reference of Device Specs for
	Oscillator Configurations and Frequencies
	of Operation (Commercial Devices)176
Table 19-2:	External Clock Timing Requirements 184
Table 19-3:	CLKOUT and I/O Timing Requirements 185
Table 19-4:	Reset, Watchdog Timer,
	Oscillator Start-Up Timer and
	Power-Up Timer Requirements186
Table 19-5:	Timer0 Clock Requirements 187
Table 19-6:	Timer1, Timer2, and Timer3 Clock
	Requirements187
Table 19-7:	Capture Requirements188
Table 19-8:	PWM Requirements188
Table 19-9:	Synchronous Transmission
	Requirements189
Table 19-10:	Synchronous Receive Requirements 189
Table 19-11:	Memory Interface Write Requirements
	(Not Supported in PIC17LC4X Devices)190
Table 19-12:	Memory Interface read Requirements
	(Not Supported in PIC17LC4X Devices)191
Table 20-1:	Pin Capacitance per Package Type 193
Table 20-2:	RC Oscillator Frequencies195
Table E-1:	Pin Compatible Devices221
LIST OF EQ	LIATIONS
Equation 8-1:	16 x 16 Unsigned Multiplication
F " 65	Algorithm
Equation 8-2:	16 x 16 Signed Multiplication
	Algorithm51



## WORLDWIDE SALES AND SERVICE

#### **AMERICAS**

#### **Corporate Office**

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

#### **Rocky Mountain**

2355 West Chandler Blvd. Chandler, AZ 85224-6199
Tel: 480-792-7966 Fax: 480-792-7456

#### Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350
Tel: 770-640-0034 Fax: 770-640-0307

#### **Boston**

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

## Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143

Tel: 630-285-0071 Fax: 630-285-0075

#### **Dallas**

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

#### Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

## Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

### Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338

## **New York**

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

### San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

#### Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

## ASIA/PACIFIC

#### Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

#### China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915

Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

#### China - Chengdu

Microchip Technology Consulting (Shanghai)
Co., Ltd., Chengdu Liaison Office
Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

#### China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

### China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B

Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051

Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

## China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086

## **Hong Kong**

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

#### India

Microchip Technology Inc. India Liaison Office Divvasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

#### Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

#### Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882

Tel: 82-2-554-7200 Fax: 82-2-558-5934

#### Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850

## Taiwan

Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan

Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

#### **EUROPE**

#### Denmark

Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

#### France

Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - Ier Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany** Microchip Technology GmbH Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

## Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

## **United Kingdom**

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

01/18/02