



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	8MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	4KB (2K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	232 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17lc42a-08i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 4-5: OSCILLATOR START-UPTIME



FIGURE 4-6: USING ON-CHIP POR



FIGURE 4-7: BROWN-OUT PROTECTION CIRCUIT 1



FIGURE 4-8: PIC17C42 EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: An external Power-on Reset circuit is required only if VDD power-up time is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: R < 40 k Ω is recommended to ensure that the voltage drop across R does not exceed 0.2V (max. leakage current spec. on the \overline{MCLR}/VPP pin is 5 μ A). A larger voltage drop will degrade VIH level on the \overline{MCLR}/VPP pin.
 - 3: $R1 = 100\Omega$ to 1 k Ω will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or (Electrical Overstress) EOS.

FIGURE 4-9: BROWN-OUT PROTECTION CIRCUIT 2



This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

NOTES:

6.7 Program Counter Module

The Program Counter (PC) is a 16-bit register. PCL, the low byte of the PC, is mapped in the data memory. PCL is readable and writable just as is any other register. PCH is the high byte of the PC and is not directly addressable. Since PCH is not mapped in data or program memory, an 8-bit register PCLATH (PC high latch) is used as a holding latch for the high byte of the PC. PCLATH is mapped into data memory. The user can read or write PCH through PCLATH.

The 16-bit wide PC is incremented after each instruction fetch during Q1 unless:

- Modified by GOTO, CALL, LCALL, RETURN, RETLW, or RETFIE instruction
- · Modified by an interrupt response
- Due to destination write to PCL by an instruction

"Skips" are equivalent to a forced NOP cycle at the skipped address.

Figure 6-11 and Figure 6-12 show the operation of the program counter for various situations.

FIGURE 6-11: PROGRAM COUNTER OPERATION



FIGURE 6-12: PROGRAM COUNTER USING THE CALL AND GOTO INSTRUCTIONS



Using Figure 6-11, the operations of the PC and PCLATH for different instructions are as follows:

- a) <u>LCALL instructions</u>: An 8-bit destination address is provided in the instruction (opcode). PCLATH is unchanged. PCLATH → PCH Opcode<7:0> → PCL
- b) Read instructions on PCL: Any instruction that reads PCL. PCL \rightarrow data bus \rightarrow ALU or destination PCH \rightarrow PCLATH
- c) <u>Write instructions on PCL</u>: Any instruction that writes to PCL. 8-bit data \rightarrow data bus \rightarrow PCL PCLATH \rightarrow PCH
- d) <u>Read-Modify-Write instructions on PCL:</u> Any instruction that does a read-write-modify operation on PCL, such as ADDWF PCL. Read: PCL → data bus → ALU Write: 8-bit result → data bus → PCL
 - $\mathsf{PCLATH} \to \mathsf{PCH}$
- e) <u>RETURN instruction:</u> PCH \rightarrow PCLATH Stack<MRU> \rightarrow PC<15:0>

Using Figure 6-12, the operation of the PC and PCLATH for GOTO and CALL instructions is a follows:

CALL, GOTO instructions: A 13-bit destination address is provided in the instruction (opcode). Opcode<12:0> \rightarrow PC <12:0>

 $PC<15:13> \rightarrow PCLATH<7:5>$

Opcode<12:8> \rightarrow PCLATH <4:0>

The read-modify-write only affects the PCL with the result. PCH is loaded with the value in the PCLATH. For example, ADDWF PCL will result in a jump within the current page. If PC = 03F0h, WREG = 30h and PCLATH = 03h before instruction, PC = 0320h after the instruction. To accomplish a true 16-bit computed jump, the user needs to compute the 16-bit destination address, write the high byte to PCLATH and then write the low value to PCL.

The following PC related operations do not change PCLATH:

- a) LCALL, RETLW, and RETFIE instructions.
- b) Interrupt vector is forced onto the PC.
- c) Read-modify-write instructions on PCL (e.g.BSF PCL).

13.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. Table 13-1 shows the formula for computation of the baud rate for different USART modes. These only apply when the USART is in synchronous master mode (internal clock) and asynchronous mode.

Given the desired baud rate and Fosc, the nearest integer value between 0 and 255 can be calculated using the formula below. The error in baud rate can then be determined.

TABLE 13-1: BAUD RATE FORMULA

SYNC	Mode	Baud Rate
0	Asynchronous	Fosc/(64(X+1))
1	Synchronous	Fosc/(4(X+1))

X = value in SPBRG (0 to 255)

Example 13-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600 SYNC = 0

EXAMPLE 13-1: CALCULATING BAUD RATE ERROR

Desired Baud rate=Fosc / (64 (X + 1))

 $9600 = \frac{16000000}{(64 (X + 1))}$

X = 25.042 = 25

Calculated Baud Rate=16000000 / (64 (25 + 1))

= 9615

- Error = <u>(Calculated Baud Rate Desired Baud Rate)</u> Desired Baud Rate
 - = (9615 9600) / 9600
 - = 0.16%

Writing a new value to the SPBRG, causes the BRG timer to be reset (or cleared), this ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

TABLE 13-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	—	_	TRMT	TX9D	00001x	0000lu
17h, Bank 0 SPBRG Baud rate generator register									XXXX XXXX	uuuu uuuu	

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used by the Baud Rate Generator. Note 1: Other (non power-up) resets include: external reset through \overline{MCLR} and Watchdog Timer Reset.

TABLE 13-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 0	TXREG	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	—	_	TRMT	TX9D	00001x	00001u
17h, Bank 0 SPBRG Baud rate generator register									xxxx xxxx	uuuu uuuu	

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous master transmission.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

FIGURE 13-9: SYNCHRONOUS TRANSMISSION



FIGURE 13-10: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



13.4 USART Synchronous Slave Mode

The synchronous slave mode differs from the master mode in the fact that the shift clock is supplied externally at the RA5/TX/CK pin (instead of being supplied internally in the master mode). This allows the device to transfer or receive data in the SLEEP mode. The slave mode is entered by clearing the CSRC (TXSTA<7>) bit.

13.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the sync master and slave modes are identical except in the case of the SLEEP mode.

If two words are written to TXREG and then the SLEEP instruction executes, the following will occur. The first word will immediately transfer to the TSR and will transmit as the shift clock is supplied. The second word will remain in TXREG. TXIF will not be set. When the first word has been shifted out of TSR, TXREG will transfer the second word to the TSR and the TXIF flag will now be set. If TXIE is enabled, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, then the program will branch to interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting the SYNC and SPEN bits and clearing the CSRC bit.
- 2. Clear the CREN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. Start transmission by loading data to TXREG.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 7. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner then doing these two events in the reverse order.



13.4.2 USART SYNCHRONOUS SLAVE RECEPTION

Operation of the synchronous master and slave modes are identical except in the case of the SLEEP mode. Also, SREN is a don't care in slave mode.

If receive is enabled (CREN) prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR will transfer the data to RCREG (setting RCIF) and if the RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Reception:

- 1. Enable the synchronous master serial port by setting the SYNC and SPEN bits and clearing the CSRC bit.
- 2. If interrupts are desired, then set the RCIE bit.
- 3. If 9-bit reception is desired, then set the RX9 bit.
- 4. To enable reception, set the CREN bit.
- 5. The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit was set.
- 6. Read RCSTA to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading RCREG.
- 8. If any error occurred, clear the error by clearing the CREN bit.

Note: To abort reception, either clear the SPEN bit, the SREN bit (when in single receive mode), or the CREN bit (when in continuous receive mode). This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.

14.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real time applications. The PIC17CXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- OSC selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- · Code protection

The PIC17CXX has a Watchdog Timer which can be shut off only through EPROM bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 96 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake from SLEEP through external reset, Watchdog Timer Reset or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LF crystal option saves power. Configuration bits are used to select various options. This configuration word has the format shown in Figure 14-1.

R/P - 1	U - x	U - x	<u>U-x</u>	U - x	U - x	U - x	U - x				
bit15-7							bit0				
	R/P - 1 PM1	U - x —	<u>R/P - 1</u> PM0	R/P - 1 WDTPS1	R/P - 1 WDTPS0	R/P - 1 FOSC1	R/P - 1 FOSC0	R = Readable bit P = Programmable bit			
Dil 15-7							DIIO	U = Unimplemented - n = Value for Erased Device (x = unknown)			
bit 15,6,	bit 15-9: Unimplemented: Read as a '1' bit 15,6,4: PM2, PM1, PM0 , Processor Mode Select bits 111 = Microprocessor Mode 110 = Microcontroller mode 101 = Extended microcontroller mode 000 = Code protected microcontroller mode										
bit 7, 5:	Unimpler	nented: R	ead as a	'0'							
bit 3-2:	bit 3-2: WDTPS1:WDTPS0 , WDT Postscaler Select bits 11 = WDT enabled, postscaler = 1 10 = WDT enabled, postscaler = 256 01 = WDT enabled, postscaler = 64 00 = WDT disabled, 16-bit overflow timer										
bit 1-0:	FOSC1:F 11 = EC (10 = XT (01 = RC (00 = LF (OSCO , Os oscillator oscillator oscillator oscillator	cillator So	elect bits							
Note 1:	This bit do	oes not ex	ist on the	PIC17C42	. Reading t	his bit will	return an u	inknown value (x).			

FIGURE 14-1: CONFIGURATION WORD

^{© 1996} Microchip Technology Inc.

CPFSEQ	Compare skip if f =	Compare f with WREG, skip if f = WREG		CPF	SGT	Compare skip if f >	Compare f with WREG, skip if f > WREG		
Syntax:	[label]	CPFSEQ f		Syn	tax:	[label] (CPFSGT f		
Operands:	$0 \le f \le 25$	5		Ope	rands:	$0 \le f \le 255$	5		
Operation:	(f) – (WRE skip if (f) = (unsigned (G), (WREG) comparison)		Оре	Operation: (f) – (WREG), skip if (f) > (WREG) (unsigned compariso		G), (WREG) comparison)		
Status Affecte	ed: None			Stat	us Affected:	None			
Encoding:	0011	0001 fff	f ffff	Enc	oding:	0011	0010 ff	ff ffff	
Description:	Compares location 'f' t performing If 'f' = WRE tion is disc: cuted inste instruction.	Compares the contents of data memory location 'f' to the contents of WREG by performing an unsigned subtraction. If 'f' = WREG then the fetched instruc- tion is discarded and an NOP is exe- cuted instead making this a two-cycle instruction.		Des	cription:	Compares location 'f' t by performi If the conte WREG then discarded a instead ma	Compares the contents of data me location 'f' to the contents of the W by performing an unsigned subtract If the contents of 'f' > the contents WREG then the fetched instruction discarded and an NOP is executed instead making this a two-cycle inst tion.		
Words:	1			Wor	de.	1			
Cycles:	1 (2)	1 (2)			us. Iac	1 (2)			
Q Cycle Activ	rity:				velo Activity:	1 (2)			
Q1	Q2	Q3	Q4	QU		02	03	04	
Decode	e Read register 'f'	Execute	NOP		Decode	Read	Execute	NOP	
If skip:				lf sk	in:	register i			
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4	
Forced N	OP NOP	Execute	NOP		Forced NOP	NOP	Execute	NOP	
Example:	HERE NEQUAL EQUAL	CPFSEQ REG : :		<u>Exa</u>	mple:	HERE NGREATER GREATER	CPFSGT RI : :	EG	
Before In PC A WRE REG	istruction Address = HE G = ? = ?	RE			Before Instru PC WREG	= Ac = ?	dress (HERE))	
After Inst If RE If RE	$\begin{array}{rcl} G & = & W \\ PC & = & Ac \\ G & \neq & W \\ PC & = & Ac \end{array}$	REG; Idress (EQUAL REG; Idress (NEQUA) L)		After Instruct If REG PC If REG PC	tion	REG; Idress (grea: REG; Idress (ngrea	TER) ATER)	

MO\	/PF	Move p t	o f					
Synt	ax:	[<i>label</i>] N	NOVPF	p,f				
Ope	rands:	0 ≤ f ≤ 25 0 ≤ p ≤ 3′	5 1					
Ope	ration:	$(p) \to (f)$						
State	us Affected:	Z						
Enco	oding:	010p	pppp	ffff	ffff			
Desc	cription:	Move data from data memory location 'p' to data memory location 'f'. Location 'f' can be anywhere in the 256 byte data space (00h to FFh) while 'p' can be 00h to 1Fh. Either 'p' or 'f' can be WREG (a useful special situation). MOVPF is particularly useful for transfer- ring a peripheral register (e.g. the timer or an I/O port) to a data memory loca- tion. Both 'f' and 'p' can be indirectly addressed						
Word	ds:	1						
Cycl	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q	3	Q4			
	Decode	Read register 'p'	Exect	ute re	Write gister 'f'			
<u>Exar</u>	<u>mple</u> :	MOVPF	REG1, F	REG2				
Before InstructionREG1=0x11REG2=0x33After InstructionREG1=0x11REG2=0x11								

MOVWF		Μ	love WF	REG to f			
Syntax:		[/	label]	MOVWF	- f		
Operands:		0	$\leq f \leq 25$	5			
Operation:		(\	VREG)	\rightarrow (f)			
Status Affect	ted:	N	one				
Encoding:			0000	0001	fff	f	ffff
Description		M Lo W	ove data ocation 'f ord data	from WR ' can be a space.	EG to	reg ere i	ister 'f'. n the 256
Words:		1					
Cycles:		1					
Q Cycle Act	ivity:						
Q1			Q2	Q	3		Q4
Deco	de	re	Read gister 'f'	Exect	ute	re	Write gister 'f'
Example:		M	OVWF	REG			
Before WF RE	Instru REG G	uctio = =	n 0x4F 0xFF				
After In WF RE	struc REG G	tion = =	0x4F 0x4F				

MULLW	Multiply I	_iteral with V	VREG	MUL	WF	Multiply V	VREG with f	:	
Syntax:	[label]	MULLW k		Synt	ax:	[label]	MULWF f		
Operands:	$0 \le k \le 25$	5		Ope	rands:	$0 \le f \le 25$	5		
Operation:	(k x WRE	G) \rightarrow PRODH	H:PRODL	Ope	ration:	(WREG x	f) \rightarrow PRODH	I:PRODL	
Status Affected:	None			Statu	us Affected:	None	None		
Encoding:	1011	1100 kkl	kk kkkk	Enco	oding:	0011	0100 fff	f ffff	
Description:	An unsigne out betwee and the 8-b result is pla register pai high byte. WREG is u None of the Note that n is possible result is po	d multiplication n the contents it literal 'k'. The iced in PRODH r. PRODH con nchanged. e status flags a either overflow in this operatic ssible but not c	n is carried of WREG = 16-bit H:PRODL tains the are affected. y nor carry on. A zero detected.	Description:		An unsigne out betwee and the reg 16-bit resul PRODH:PF PRODH co Both WREC None of the Note that n is possible result is po	An unsigned multiplication is carried out between the contents of WREG and the register file location 'f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both WREG and 'f' are unchanged. None of the status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected.		
Words:	1			Word	ds:	1			
Cycles:	1			Cycl	es:	1			
Q Cycle Activity:				Q Cy	cle Activity:				
Q1	Q2	Q3	Q4	-	Q1	Q2	Q3	Q4	
Decode	Read literal 'k'	Execute	Write registers PRODH: PRODL		Decode	Read register 'f'	Execute	Write registers PRODH: PRODL	
Example:	MULLW	0xC4		<u>Exar</u>	nple:	MULWF	REG		
Before Instru WREG PRODH PRODL After Instruc	uction = 0x = ? = ? tion	Æ2			Before Instru WREG REG PRODH PRODL	uction = 0> = 0> = ? = ?	(C4 (B5		
WREG PRODH PRODL	= 0 = 0 = 0 instruction	(C4 (AD (08 is not avail	able in the		After Instruc WREG REG PRODH PRODL	tion = 0> = 0> = 0> = 0>	xC4 (B5 (8A (94		
		•		No	ote: This PIC1	instruction 7C42 device	is not avail	able in the	

SUBWF Subtract WREG from f									
Syntax:	[label]	SUBWF	f,d						
Operands:	0 ≤ f ≤ 25 d ∈ [0,1]	$0 \le f \le 255$ $d \in [0,1]$							
Operation:	(f) – (W)	$(f) - (W) \rightarrow (dest)$							
Status Affected:	OV, C, D	C, Z							
Encoding:	0000	010d	ffff	ffff					
Description:	Subtract V compleme result is st result is st	VREG from ent method) cored in WR cored back i	registe . If 'd' is EG. If 'd n regist	r 'f' (2's 0 the d' is 1 the er 'f'.					
Words:	1								
Cycles:	1								
Q Cycle Activity:									
Q1	Q2	Q3		Q4					
Decode	Read	Execute	v s de	Vrite to stination					
Example 1:		PEC1 1		30112001					
<u>Example 1</u> .	otion	REGI, I							
REG1 WREG C After Instructi	= 3 = 2 = ? on								
REG1 WREG C Z	= 1 = 2 = 1 ; = 0	result is po	sitive						
Example 2:									
Before Instruc REG1 WREG C After Instructi	ction = 2 = 2 = ? on								
REG1 WREG C Z	= 0 = 2 = 1 ; = 1	result is zei	ro						
Example 3:									
Before Instruc REG1 WREG C	ction = 1 = 2 = ?								
After Instructi REG1 WREG C Z	on = FF = 2 = 0 ; = 0	result is ne	gative						

SUE	BWFB	Sub Bor	Subtract WREG from f with Borrow							
Synt	tax:	[lab	<i>el</i>] S	SUBWF	B f,o	b				
Ope	rands:	0 ≤ f	$0 \le f \le 255$							
One	ration.	(f)	(\\\/) -	$-\overline{C} \rightarrow 0$	dest)					
Stat		(i) – OV	$(i) = (iv) = 0 \rightarrow (dest)$							
Enc	odina:	U V,								
Des	cription:	Subt (borr ment store store	Subtract WREG and the carry flag (borrow) from register 'f' (2's comple- ment method). If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'.							
Wor	ds:	1								
Cycl	les:	1								
QC	ycle Activity:									
	Q1	Q2	<u>}</u>	Q3			Q4			
	Decode	Rea registe	d er 'f'	Execu	ute	V de	Vrite to stination			
Exa	<u>mple 1</u> :	SUB	VFB	REG1,	1					
	Before Instru	iction								
	REG1 WREG C	= 0x = 0x = 1	:19 :0D	(0001 (0000	100 110	1) 1)				
	After Instruct	tion								
	REG1 WREG C Z	= 0x $= 0x$ $= 1$ $= 0$:0C :0D	(0000 (0000 ; resul t	101 110 t is po	1) 1) ositiv	е			
Exa	mple2:	SUBWE	FB R	EG1,0						
	Before Instru	iction								
	REG1 WREG C	= 0x = 0x = 0	:1B :1A	(0001 (0001	101 101	1) 0)				
	After Instruct REG1 WREG	tion = 0x = 0x	:1B :00	(0001	101	1)				
	C Z	= 1 = 1		; resul	t is ze	ro				
<u>Exa</u>	mple3:	SUBWE	FB R	EG1,1						
	Before Instru REG1 WREG C	iction = 0x = 0x = 1	:03 :0E	(0000 (0000	001: 110	1) 1)				
	After Instruct	tion								
	REG1 WREG C Z	= 0x $= 0x$ $= 0$ $= 0$:F5 :0E	(1111 (0000 ; resul t	010 110 t is ne	0) [2 1) egati	?'s comp] ve			

Applicable Devices 42 R42 42A 43 R43 44

			Standard Operating Conditions (unless otherwise stated)							
			Operating temperature							
DC CHARA	CTERIS	STICS			-40°C	≤TA :	≤ +85°C for industrial and			
					0°C	≤ TA :	≤ +70°C for commercial			
			Operating voltage VDD range as described in Section 19.1							
Parameter							•			
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
		Output Low Voltage								
D080	Vol	I/O ports (except RA2 and RA3)					IOL = VDD/1.250 mA			
			-	_	0.1Vdd	V	$4.5V \le VDD \le 6.0V$			
			-	-	0.1Vdd *	V	VDD = 2.5V			
D081		with TTL buffer	-	—	0.4	V	IOL = 6 mA, VDD = 4.5 V			
							Note 6			
D082		RA2 and RA3	-	-	3.0	V	IOL = 60.0 mA, VDD = 6.0 V			
D083		OSC2/CLKOUT	-	—	0.4	V	IOL = 1 mA, VDD = 4.5 V			
D084		(RC and EC osc modes)	-	-	0.1Vdd *	V	IOL = VDD/5 mA			
							(PIC17LC43/LC44 only)			
		Output High Voltage (Note 3)								
D090	Vон	I/O ports (except RA2 and RA3)					IOH = -VDD/2.500 mA			
			0.9Vdd	-	-	V	$4.5V \le VDD \le 6.0V$			
			0.9VDD *	-	-	V	VDD = 2.5V			
D091		with TTL buffer	2.4	-	-	V	IOH = -6.0 mA, VDD=4.5V			
						.,	Note 6			
D092		RA2 and RA3	-	_	12	V	Pulled-up to externally applied voltage			
D093		OSC2/CLKOUT	2.4	_	-	V	IOH = -5 mA, VDD = 4.5 V			
D094		(RC and EC osc modes)	0.9Vdd *	-	-	V	IOH = -VDD/5 mA			
							(PIC17LC43/LC44 only)			
		Capacitive Loading Specs								
		on Output Pins								
D100	COSC2	OSC2/CLKOUT pin	-	—	25	pF	In EC or RC osc modes			
							when OSC2 pin is outputting			
							CLKOUI.			
							external clock is used to			
D 404	0				50	_	drive OSC1.			
D101	CIO	All I/O pins and OSC2	-	_	50	р⊢				
D 400					50					
0102	CAD		-	_	50	р⊢	In IVIICroprocessor or			
		(I OKIO, I OKID and FORIE)					mode			

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 20-9: TYPICAL IPD vs. VDD WATCHDOG DISABLED 25°C





FIGURE 20-10: MAXIMUM IPD vs. VDD WATCHDOG DISABLED



21 5	44-Lead Plastic Surface Mount ((TOFP 10x10 mm Body	(10/010 mm Lead Form)
Z1.J	H-Leau I lastic Suilace Mount		

Package Group: Plastic TQFP							
		Millimeters			Inches	S	
Symbol	Min	Мах	Notes	Min	Мах	Notes	
A	1.00	1.20		0.039	0.047		
A1	0.05	0.15		0.002	0.006		
A2	0.95	1.05		0.037	0.041		
D	11.75	12.25		0.463	0.482		
D1	9.90	10.10		0.390	0.398		
E	11.75	12.25		0.463	0.482		
E1	9.90	10.10		0.390	0.398		
L	0.45	0.75		0.018	0.030		
е	0.80	BSC		0.031	BSC		
b	0.30	0.45		0.012	0.018		
b1	0.30	0.40		0.012	0.016		
С	0.09	0.20		0.004	0.008		
c1	0.09	0.16		0.004	0.006		
N	44	44		44	44		
Θ	0°	7 °		0°	7 °		

Note 1: Dimensions D1 and E1 do not include mold protrusion. Allowable mold protrusion is 0.25m/m (0.010") per side. D1 and E1 dimensions including mold mismatch.

2: Dimension "b" does not include Dambar protrusion, allowable Dambar protrusion shall be 0.08m/m (0.003")max.

3: This outline conforms to JEDEC MS-026.

E.8 PIC17CXX Family of Devices

Features	Storigonistics and stores	40-pin DIP; 44-pin PLCC, MQFP	40-pin DIP; 44-pin PLCC, TQFP, MQFP	and high I/O current capability.				
	Source and the second	55	58	58	58	58	58	rotect
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	4.5-5.5	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0	le code p
	\$407142 107412	33	33	33	33	33	33	electab
als	Tourne star	11	5	1	1	;	11	ner, se
eripher	Total Science in the second	Yes	Yes	Yes	Yes	Yes	Yes	dog Tir
Pe	Stop 4	Ι	Yes	Yes	Yes	Yes	Yes	Natcho
,		Yes	Yes	Yes	Yes	Yes	Yes	ectable \
lome		2	2	N	N	2	2	et, s€
Me	Seir Thomas	1, 2 13	3, 12	3, 2	3, 2	3, 2	3 13 13	Res.
Clock	SOONS COUPER LIP	TMR0,TMR TMR2,TMR	TMR0,TMR TMR2,TMR	TMR0,TMR TMR2,TMR	TMR0,TMR TMR2,TMR	TMR0,TMR TMR2,TMR	TMR0,TMR TMR2,TMR	/e Power-or
		232	232	232	454	454	454	ces hav
	5-0-T-24-877 40-2-2-	Ι	1	2K	I	<del>4</del>		ly devi
	Sold Harris	2K	ξ.	I	¥	I	æ	7 Fami
		25	25	25	25	25	25	IC16/1
		PIC17C42	PIC17C42A	PIC17CR42	PIC17C43	PIC17CR43	PIC17C44	AII P

# INDEX

# Α

ADDLW	112
ADDWF	
ADDWFC	113
ALU	9
ALU STATUS Register (ALUSTA)	
ALUSTA	34, 36, 108
ALUSTA Register	
ANDLW	
ANDWF	
Application Notes	
AN552	55
Assembler	
Asynchronous Master Transmission	
Asynchronous Transmitter	

# В

Bank Select Register (BSR) 42	2
Banking	2
Baud Rate Formula	ô
Baud Rate Generator (BRG)86	ô
Baud Rates	
Asynchronous Mode88	В
Synchronous Mode87	7
BCF	4
Bit Manipulation	В
Block Diagrams	
On-chip Reset Circuit15	5
PIC17C4210	C
PORTD	D
PORTE	2
PWM75	5
RA0 and RA153	3
RA2 and RA354	4
RA4 and RA554	4
RB3:RB2 Port Pins56	ô
RB7:RB4 and RB1:RB0 Port Pins55	5
RC7:RC0 Port Pins58	В
Timer3 with One Capture and One Period Register 78	в
TMR1 and TMR2 in 16-bit Timer/Counter Mode74	4
TMR1 and TMR2 in Two 8-bit Timer/Counter Mode 73	3
TMR3 with Two Capture Registers79	9
WDT 104	4
BORROW	9
BRG	ô
Brown-out Protection	В
BSF	5
BSR	2
BSR Operation	2
BTFSC	5
BTFSS	ô
BTG	ô

# С

72
71
71

CA1IE	23
CA1IF	24
CA10VF	72
CA2ED0	71
CA2ED1	71
CA2H	
CA2IE	23, 78
CA2IF	24, 78
CA2L	20, 35
CA2OVF	72
Calculating Baud Rate Error	86
CALL	
Capacitor Selection	
Ceramic Resonators	101
Crystal Oscillator	101
Capture	71, 78
Capture Sequence to Read Example	78
Capture1	
Mode	71
Overflow	72
Capture2	
. Mode	71
Overflow	72
Carry (C)	9
Ceramic Resonators	100
Circular Buffer	
Clearing the Prescaler	103
Clock/Instruction Cycle (Figure)	14
Clocking Scheme/Instruction Cycle (Section)	14
CLRF	117
CLRWDT	118
Code Protection	99, 106
COMF	118
Configuration	
Bits	100
Locations	100
Oscillator	100
Word	99
CPFSEQ	119
CPFSGT	119
CPFSLT	120
CPU STATUS Register (CPUSTA)	37
CPUSTA	34, 37, 105
CREN	84
Crystal Operation, Overtone Crystals	101
Crystal or Ceramic Resonator Operation	100
Crystal Oscillator	100
CSRC	83

# D

Data Memory	
GPR	
Indirect Addressing	
Organization	
SFR	
Transfer to Program Memory	43
DAW	
DC	9, 36
DDRB	
DDRC	19, 34, 58
DDRD	19, 34, 60
DDRE	
DECF	
DECFSNZ	
DECFSZ	

 $\ensuremath{\textcircled{}^{\odot}}$  1996 Microchip Technology Inc.

# **ON-LINE SUPPORT**

Microchip provides two methods of on-line support. These are the Microchip BBS and the Microchip World Wide Web (WWW) site.

Use Microchip's Bulletin Board Service (BBS) to get current information and help about Microchip products. Microchip provides the BBS communication channel for you to use in extending your technical staff with microcontroller and memory experts.

To provide you with the most responsive service possible, the Microchip systems team monitors the BBS, posts the latest component data and software tool updates, provides technical help and embedded systems insights, and discusses how Microchip products provide project solutions.

The web site, like the BBS, is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

#### Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

#### ftp.mchip.com/biz/mchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
   Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products

### **Connecting to the Microchip BBS**

Connect worldwide to the Microchip BBS using either the Internet or the CompuServe[®] communications network.

#### Internet:

You can telnet or ftp to the Microchip BBS at the address:

#### mchipbbs.microchip.com

#### **CompuServe Communications Network:**

When using the BBS via the Compuserve Network, in most cases, a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS. There is no charge for connecting to the Microchip BBS. The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allow multiple users various baud rates depending on the local point of access.

The following connect procedure applies in most locations.

- 1. Set your modem to 8-bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- 3. Depress the <Enter> key and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- 4. Type +, depress the <Enter> key and "Host Name:" will appear.
- 5. Type MCHIPBBS, depress the <Enter> key and you will be connected to the Microchip BBS.

In the United States, to find the CompuServe phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with "Host Name:", type NETWORK, depress the <Enter> key and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 723-1550 for your local CompuServe number.

Microchip regularly uses the Microchip BBS to distribute technical information, application notes, source code, errata sheets, bug reports, and interim patches for Microchip systems software products. For each SIG, a moderator monitors, scans, and approves or disapproves files submitted to the SIG. No executable files are accepted from the user community in general to limit the spread of computer viruses.

#### Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

960513

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. FlexROM, MPLAB and fuzzyLAB, are trademarks and SQTP is a service mark of Microchip in the U.S.A.

fuzzyTECH is a registered trademark of Inform Software Corporation. IBM, IBM PC-AT are registered trademarks of International Business Machines Corp. Pentium is a trademark of Intel Corporation. Windows is a trademark and MS-DOS, Microsoft Windows are registered trademarks of Microsoft Corporation. CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

^{© 1996} Microchip Technology Inc.

# **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:		Technical Publications Manager Total Pages Sent
RE		Reader Response
Fro	om:	Name
		Company
		City / State / ZIP / Country
		Telephone: ( FAX: () -
Ар	plica	ation (optional):
Wo	buld	you like a reply?YN
De	vice	E: PIC17C4X Literature Number: DS30412C
Qu	esti	ions:
1.	W	hat are the best features of this document?
2	— Ho	nw does this document meet your hardware and software development needs?
۷.		Sw does this document meet your hardware and software development needs:
3.	Do	o you find the organization of this data sheet easy to follow? If not, why?
4.	W	hat additions to the data sheet do you think would enhance the structure and subject?
~		
э.	vvi	hat deletions from the data sheet could be made without anecting the overall userulness?
6.	ls	there any incorrect or misleading information (what and where)?
7.	Ho	ow would you improve this document?
8.	Ho	ow would you improve our software, systems, and silicon products?

NOTES:

NOTES: