



Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Detailo	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	8MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	4KB (2K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	232 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17lc42at-08-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Addr	Unbanked			
00h	INDF0			
01h	FSR0			
02h	PCL			
03h	PCLATH			
04h	ALUSTA			
05h	TOSTA			
06h	CPUSTA			
07h	INTSTA			
08h	INDF1			
09h	FSR1			
0Ah	WREG			
0Bh	TMR0L			
0Ch	TMR0H			
0Dh	TBLPTRL			
0Eh	TBLPTRH			
0Fh	BSR			
1				
	Bank 0	Bank 1 <sup>(1)</sup>	Bank 2 <sup>(1)</sup>	Bank 3 <sup>(1)</sup>
10h	Bank 0 PORTA	Bank 1 <sup>(1)</sup> DDRC	Bank 2 <sup>(1)</sup> TMR1	Bank 3 <sup>(1)</sup> PW1DCL
10h 11h				
	PORTA	DDRC	TMR1	PW1DCL
11h	PORTA DDRB	DDRC PORTC	TMR1 TMR2	PW1DCL PW2DCL
11h 12h	PORTA DDRB PORTB	DDRC PORTC DDRD	TMR1 TMR2 TMR3L	PW1DCL PW2DCL PW1DCH
11h 12h 13h	PORTA DDRB PORTB RCSTA	DDRC PORTC DDRD PORTD	TMR1 TMR2 TMR3L TMR3H	PW1DCL PW2DCL PW1DCH PW2DCH
11h 12h 13h 14h	PORTA DDRB PORTB RCSTA RCREG	DDRC PORTC DDRD PORTD DDRE	TMR1 TMR2 TMR3L TMR3H PR1	PW1DCL PW2DCL PW1DCH PW2DCH CA2L
11h 12h 13h 14h 15h	PORTA DDRB PORTB RCSTA RCREG TXSTA	DDRC PORTC DDRD PORTD DDRE PORTE	TMR1 TMR2 TMR3L TMR3H PR1 PR2	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H
11h 12h 13h 14h 15h 16h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h 18h 1Fh	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h 18h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General Purpose	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h 18h 1Fh	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h 18h 1Fh	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General Purpose	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1

# FIGURE 6-5: PIC17C42 REGISTER FILE MAP

Note 1: SFR file locations 10h - 17h are banked. All other SFRs ignore the Bank Select Register (BSR) bits.

# FIGURE 6-6: PIC17CR42/42A/43/R43/44 REGISTER FILE MAP

Addr	Unbanked			
00h	INDF0			
01h	FSR0			
02h	PCL			
03h	PCLATH			
04h	ALUSTA			
05h	TOSTA			
06h	CPUSTA			
07h	INTSTA			
08h	INDF1			
09h	FSR1			
0Ah	WREG			
0Bh	TMR0L			
0Ch	TMR0H			
0Dh	TBLPTRL			
0Eh	TBLPTRH			
0Fh	BSR			
	Bank 0	Bank 1 <sup>(1)</sup>	Bank 2 <sup>(1)</sup>	Bank 3 <sup>(1)</sup>
10h	PORTA	DDRC	TMR1	PW1DCL
11h	DDRB	PORTC	TMR2	PW2DCL
12h	PORTB	DDRD	TMR3L	PW1DCH
13h	RCSTA	PORTD	TMR3H	PW2DCH
14h	RCREG	DDRE	PR1	CA2L
15h	TXSTA	PORTE	PR2	CA2H
16h	TXREG	PIR	PR3L/CA1L	TCON1
17h	SPBRG	PIE	PR3H/CA1H	TCON2
18h	PRODL			
19h	PRODH			
1Ah				
1Fh			1	
20h	General	General		
	Purpose	Purpose		
	RAM <sup>(2)</sup>	RAM (2)		
FFh				

- Note 1: SFR file locations 10h 17h are banked. All other SFRs ignore the Bank Select Register (BSR) bits.
  - 2: General Purpose Registers (GPR) locations 20h - FFh and 120h - 1FFh are banked. All other GPRs ignore the Bank Select Register (BSR) bits.

## 6.2.2.1 ALU STATUS REGISTER (ALUSTA)

The ALUSTA register contains the status bits of the Arithmetic and Logic Unit and the mode control bits for the indirect addressing register.

As with all the other registers, the ALUSTA register can be the destination for any instruction. If the ALUSTA register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the ALUSTA register as destination may be different than intended.

For example, CLRF ALUSTA will clear the upper four bits and set the Z bit. This leaves the ALUSTA register as 0000u1uu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions be used to alter the ALUSTA register because these instructions do not affect any status bit. To see how other instructions affect the status bits, see the "Instruction Set Summary."

Note	1: The C and DC bits operate as a borrow out bit in subtraction. See the SUBLW and SUBWF instructions for examples.
Note	2: The overflow bit will be set if the 2's com- plement result exceeds +127 or is less than -128.

Arithmetic and Logic Unit (ALU) is capable of carrying out arithmetic or logical operations on two operands or a single operand. All single operand instructions operate either on the WREG register or a file register. For two operand instructions, one of the operands is the WREG register and the other one is either a file register or an 8-bit immediate constant.

FS3	FS2	FS1	FS0	OV	Z	DC	С	R = Readable bit
bit7	1	1				I	bit0	W = Writable bit -n = Value at POR reset (x = unknown)
bit 7-6:	<ul> <li>FS3:FS2: FSR1 Mode Select bits</li> <li>00 = Post auto-decrement FSR1 value</li> <li>01 = Post auto-increment FSR1 value</li> <li>1x = FSR1 value does not change</li> </ul>							
bit 5-4:	<ul> <li>FS1:FS0: FSR0 Mode Select bits</li> <li>00 = Post auto-decrement FSR0 value</li> <li>01 = Post auto-increment FSR0 value</li> <li>1x = FSR0 value does not change</li> </ul>							
bit 3:	-							
bit 2:		esult of an			peration is operation is			
bit 1:	<ul> <li>DC: Digit carry/borrow bit</li> <li>For ADDWF and ADDLW instructions.</li> <li>1 = A carry-out from the 4th low order bit of the result occurred</li> <li>0 = No carry-out from the 4th low order bit of the result</li> <li>Note: For borrow the polarity is reversed.</li> </ul>							
bit 0:	<ul> <li>C: carry/borrow bit</li> <li>For ADDWF and ADDLW instructions.</li> <li>1 = A carry-out from the most significant bit of the result occurred</li> <li>Note that a subtraction is executed by adding the two's complement of the second operand. For rotate (RRCF, RLCF) instructions, this bit is loaded with either the high or low order bit of the source register.</li> <li>0 = No carry-out from the most significant bit of the result</li> <li>Note: For borrow the polarity is reversed.</li> </ul>							

## FIGURE 6-7: ALUSTA REGISTER (ADDRESS: 04h, UNBANKED)

## 11.3 Read/Write Consideration for TMR0

Although TMR0 is a 16-bit timer/counter, only 8-bits at a time can be read or written during a single instruction cycle. Care must be taken during any read or write.

### 11.3.1 READING 16-BIT VALUE

The problem in reading the entire 16-bit value is that after reading the low (or high) byte, its value may change from FFh to 00h.

Example 11-1 shows a 16-bit read. To ensure a proper read, interrupts must be disabled during this routine.

## EXAMPLE 11-1: 16-BIT READ

MOVPF	TMROL,	TMPLO	;read low tmr0
MOVPF	TMROH,	TMPHI	;read high tmr0
MOVFP	TMPLO,	WREG	;tmplo -> wreg
CPFSLT	TMR0L		;tmr0l < wreg?
RETURN			;no then return
MOVPF	TMROL,	TMPLO	;read low tmr0
MOVPF	TMROH,	TMPHI	;read high tmr0
RETURN			;return

### 11.3.2 WRITING A 16-BIT VALUE TO TMR0

Since writing to either TMR0L or TMR0H will effectively inhibit increment of that half of the TMR0 in the next cycle (following write), but not inhibit increment of the other half, the user must write to TMR0L first and TMR0H next in two consecutive instructions, as shown in Example 11-2. The interrupt must be disabled. Any write to either TMR0L or TMR0H clears the prescaler.

### EXAMPLE 11-2: 16-BIT WRITE

BSF CPUSTA, GLINTD ; Disable interrupt MOVFP RAM\_L, TMROL ; MOVFP RAM\_H, TMROH ; BCF CPUSTA, GLINTD ; Done, enable interrupt

## 11.4 Prescaler Assignments

Timer0 has an 8-bit prescaler. The prescaler assignment is fully under software control; i.e., it can be changed "on the fly" during program execution. When changing the prescaler assignment, clearing the prescaler is recommended before changing assignment. The value of the prescaler is "unknown," and assigning a value that is less then the present value makes it difficult to take this unknown time into account.



## FIGURE 11-4: TMR0 TIMING: WRITE HIGH OR LOW BYTE

### 12.1.3 USING PULSE WIDTH MODULATION (PWM) OUTPUTS WITH TMR1 AND TMR2

Two high speed pulse width modulation (PWM) outputs are provided. The PWM1 output uses Timer1 as its time-base, while PWM2 may be software configured to use either Timer1 or Timer2 as the time-base. The PWM outputs are on the RB2/PWM1 and RB3/PWM2 pins.

Each PWM output has a maximum resolution of 10-bits. At 10-bit resolution, the PWM output frequency is 24.4 kHz (@ 25 MHz clock) and at 8-bit resolution the PWM output frequency is 97.7 kHz. The duty cycle of the output can vary from 0% to 100%.

Figure 12-5 shows a simplified block diagram of the PWM module. The duty cycle register is double buffered for glitch free operation. Figure 12-6 shows how a glitch could occur if the duty cycle registers were not double buffered.

The user needs to set the PWM1ON bit (TCON2<4>) to enable the PWM1 output. When the PWM1ON bit is set, the RB2/PWM1 pin is configured as PWM1 output and forced as an output irrespective of the data direction bit (DDRB<2>). When the PWM1ON bit is clear, the pin behaves as a port pin and its direction is controlled by its data direction bit (DDRB<2>). Similarly, the PWM2ON (TCON2<5>) bit controls the configuration of the RB3/PWM2 pin.

## FIGURE 12-5: SIMPLIFIED PWM BLOCK DIAGRAM





## FIGURE 12-6: PWM OUTPUT

### 12.2.2 DUAL CAPTURE REGISTER MODE

This mode is selected by setting CA1/PR3. A block diagram is shown in Figure 12-8. In this mode, TMR3 runs without a period register and increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 interrupt Flag (TMR3IF) is set on this roll over. The TMR3IF bit must be cleared in software.

Registers PR3H/CA1H and PR3L/CA1L make a 16-bit capture register (Capture1). It captures events on pin RB0/CAP1. Capture mode is configured by the CA1ED1 and CA1ED0 bits. Capture1 Interrupt Flag bit (CA1IF) is set on the capture event. The corresponding interrupt mask bit is CA1IE. The Capture1 Overflow Status bit is CA1OVF.

The Capture2 overflow status flag bit is double buffered. The master bit is set if one captured word is already residing in the Capture2 register and another "event" has occurred on the RB1/CA2 pin. The new event will not transfer the TMR3 value to the capture register which protects the previous unread capture value. When the user reads both the high and the low bytes (in any order) of the Capture2 register, the master overflow bit is transferred to the slave overflow bit (CA2OVF) and then the master bit is reset. The user can then read TCON2 to determine the value of CA2OVF.

The operation of the Capture1 feature is identical to Capture2 (as described in Section 12.2.1).





## TABLE 12-5: REGISTERS ASSOCIATED WITH CAPTURE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
12h, Bank 2	TMR3L	TMR3 reg	ister; low by	/te						xxxx xxxx	uuuu uuuu
13h, Bank 2	TMR3H	TMR3 reg	ister; high b	oyte						xxxx xxxx	uuuu uuuu
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	T0IE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	—	_	STKAV	GLINTD	TO	PD	—	—	11 11	11 qq
16h, Bank 2	PR3L/CA1L	Timer3 pe	Timer3 period register, low byte/capture1 register, low byte							xxxx xxxx	uuuu uuuu
17h, Bank 2	PR3H/CA1H	Timer3 pe	Timer3 period register, high byte/capture1 register, high byte							xxxx xxxx	uuuu uuuu
14h, Bank 3	CA2L	Capture2	Capture2 low byte							xxxx xxxx	uuuu uuuu
15h, Bank 3	CA2H	Capture2	high byte							xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q - value depends on condition, shaded cells are not used by Capture.

Note 1: Other (non power-up) resets include: external reset through MCLR and WDT Timer Reset.

## FIGURE 13-3: USART TRANSMIT







# TABLE 15-2: PIC17CXX INSTRUCTION SET

Mnemonic, Operands		Description		16-bit Opcoo	le	Status	Notes
				MSb	LSb	Affected	
BYTE-ORIE		TILE REGISTER OPERATIONS	•				•
ADDWF	f,d	ADD WREG to f	1	0000 111d ffff	ffff	OV,C,DC,Z	
ADDWFC	f,d	ADD WREG and Carry bit to f	1	0001 000d ffff	ffff	OV,C,DC,Z	
ANDWF	f,d	AND WREG with f	1	0000 101d ffff	ffff	Z	
CLRF	f,s	Clear f, or Clear f and Clear WREG	1	0010 100s ffff	ffff	None	3
COMF	f,d	Complement f	1	0001 001d ffff	ffff	Z	
CPFSEQ	f	Compare f with WREG, skip if f = WREG	1 (2)	0011 0001 ffff	ffff	None	6,8
CPFSGT	f	Compare f with WREG, skip if f > WREG	1 (2)	0011 0010 ffff	ffff	None	2,6,8
CPFSLT	f	Compare f with WREG, skip if f < WREG	1 (2)	0011 0000 ffff	ffff	None	2,6,8
DAW	f,s	Decimal Adjust WREG Register	1	0010 111s ffff	ffff	C	3
DECF	f,d	Decrement f	1	0000 011d ffff	ffff	OV,C,DC,Z	
DECFSZ	f,d	Decrement f, skip if 0	1 (2)	0001 011d ffff	ffff	None	6,8
DCFSNZ	f,d	Decrement f, skip if not 0	1 (2)	0010 011d ffff	ffff	None	6,8
INCF	f,d	Increment f	1	0001 010d ffff	ffff	OV,C,DC,Z	
INCFSZ	f,d	Increment f, skip if 0	1 (2)	0001 111d ffff	ffff	None	6,8
INFSNZ	f,d	Increment f, skip if not 0	1 (2)	0010 010d ffff	ffff	None	6,8
IORWF	f,d	Inclusive OR WREG with f	1	0000 100d ffff	ffff	Z	
MOVFP	f,p	Move f to p	1	011p pppp ffff	ffff	None	
MOVPF	p,f	Move p to f	1	010p pppp ffff	ffff	Z	
MOVWF	f	Move WREG to f	1	0000 0001 ffff	ffff	None	
MULWF	f	Multiply WREG with f	1	0011 0100 ffff	ffff	None	9
NEGW	f,s	Negate WREG	1	0010 110s ffff	ffff	OV,C,DC,Z	1,3
NOP	—	No Operation	1	0000 0000 0000	0000	None	
RLCF	f,d	Rotate left f through Carry	1	0001 101d ffff	ffff	С	
RLNCF	f,d	Rotate left f (no carry)	1	0010 001d ffff	ffff	None	
RRCF	f,d	Rotate right f through Carry	1	0001 100d ffff	ffff	C	
RRNCF	f,d	Rotate right f (no carry)	1	0010 000d ffff	ffff	None	
SETF	f,s	Set f	1	0010 101s ffff	ffff	None	3
SUBWF	f,d	Subtract WREG from f	1	0000 010d ffff	ffff	OV,C,DC,Z	1
SUBWFB	f,d	Subtract WREG from f with Borrow	1	0000 001d ffff	ffff	OV,C,DC,Z	1
SWAPF	f,d	Swap f	1	0001 110d ffff	ffff	None	
TABLRD	t,i,f	Table Read	2 (3)	1010 10ti ffff	ffff	None	7

Legend: Refer to Table 15-1 for opcode field descriptions.

- Note 1: 2's Complement method.
  - 2: Unsigned arithmetic.

3: If s = '1', only the file is affected: If s = '0', both the WREG register and the file are affected; If only the Working register (WREG) is required to be affected, then f = WREG must be specified.

- 4: During an LCALL, the contents of PCLATH are loaded into the MSB of the PC and kkkk kkkk is loaded into the LSB of the PC (PCL)
- 5: Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event. When writing to external program memory, it is a two-cycle instruction.
- 6: Two-cycle instruction when condition is true, else single cycle instruction.
- 7: Two-cycle instruction except for TABLRD to PCL (program counter low byte) in which case it takes 3 cycles.
- 8: A "skip" means that instruction fetched during execution of current instruction is not executed, instead an NOP is executed.
- 9: These instructions are not available on the PIC17C42.

ADD	WFC	ADD WRE	G and C	Carry bit	to f
Synt	ax:	[ <i>label</i> ] A[	DWFC	f,d	
Ope	rands:	0 ≤ f ≤ 255 d ∈ [0,1]	5		
Ope	ration:	(WREG) +	- (f) + C -	$\rightarrow$ (dest)	
Statu	us Affected:	OV, C, DC	, Z		
Enco	oding:	0001	000d	ffff	ffff
Description:		Add WREG memory loc placed in W placed in da	ation 'f'. If REG. If 'c	'd' is 0, the	e result is result is
Word	ds:	1			
Cycl	es:	1			
QC	cle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Read register 'f'	Execut		rite to tination
<u>Exar</u>	<u>mple</u> :	ADDWFC	REG	0	
	Before Instru Carry bit REG WREG After Instruct Carry bit REG WREG	= 1 = 0x02 = 0x4D			

ANDLW	And Lite	ral with WRI	EG
Syntax:	[label] A	ANDLW k	
Operands:	$0 \le k \le 25$	55	
Operation:	(WREG)	.AND. (k) $ ightarrow$	(WREG)
Status Affected:	Z		
Encoding:	1011	0101 kk	kk kkkk
Description:			re AND'ed with sult is placed in
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Execute	Write to WREG
Example:	ANDLW	0x5F	
Before Instru WREG	uction = 0xA3		
After Instruc WREG	tion = 0x03		

TABLWT	Table Wr	ite		
Example1:	TABLWT	0, 1,	REG	
Before Instruc	tion			
REG		=	0x53	
TBLATH		=	0xAA	
TBLATL		=	0x55	
TBLPTR		=	0xA356	
MEMORY	(TBLPTR)	=	0xFFFI	F
After Instruction	on (table v	vrite co	mpletio	n)
REG		=	0x53	
TBLATH		=	0x53	
TBLATL		=	0x55	
TBLPTR		=	0xA357	7
MEMORY	(TBLPTR -	1) =	0x5355	5
Example 2:	TABLWT	1, 0,	REG	
Before Instruc	tion			
REG		=	0x53	
TBLATH		=	0xAA	
TBLATL		=	0x55	
TBLPTR		=	0xA356	6
MEMORY	(TBLPTR)	=	0xFFFI	F
After Instruction	on (table v	vrite co	mpletio	n)
REG	,	=	0x53	,
TBLATH		=	0xAA	
TBLATL		=	0x53	
TBLPTR		=	0xA356	6
MEMORY	(TBLPTR)	=	0xAA5	3
	1		г	
Program Memory	15		0	Data Momory
Wiethory				Memory
	( 🖳	TBLPTR		

	TBLPTR
· · · · · · · · · · · · · · · · · · ·	
16 bits	TBLAT 8 bits

TLR	D	Table Lat	ch Read			
Synt	ax:	[ label ]	[label] TLRD t,f			
Ope	rands:	0 ≤ f ≤ 25 t ∈ [0,1]	5			
Ope	ration:	lf t = 0, TBLAT	$L \rightarrow f;$			
		lf t = 1, TBLAT	$H \to f$			
State	us Affected:	None				
Encoding:		1010	1010 00tx ffff ffff			
Description:		(TBLAT) init is unaffected If t = 1; high If t = 0; low This instruct with TABLE	Read data from 16-bit table latch (TBLAT) into file register 'f'. Table Latch is unaffected. If $t = 1$ ; high byte is read If $t = 0$ ; low byte is read This instruction is used in conjunction with TABLRD to transfer data from pro- gram memory to data memory.			
Wor	de	1		niory.		
Cycl		1				
	ycle Activity:	1				
	Q1	Q2	Q3	Q4		
	Decode	Read	Execute	Write		
		register TBLATH or TBLATL		register 'f'		
Exar	<u>mple</u> :	TLRD	t, RAM			
	Before Instru	uction				
	t	= 0				
	RAM TBLAT	= ? = 0x00AF	(TBLATH = (TBLATL =	,		
	After Instruct	tion	·			
	RAM TBLAT	= 0xAF = 0x00AF	(TBLATH = (TBLATL =	,		
	Before Instru	uction	·			
	t	= 1				
	RAM TBLAT	= ? = 0x00AF	(TBLATH = (TBLATL =	,		
	After Instruct	tion				
	RAM TBLAT	= 0x00 = 0x00AF	(TBLATH = (TBLATL =	,		
	Program Memory	15	0	Data Memory		
		-   ( <sup>m</sup>	BLPTR			
·		-1_		÷		
	16 bits		BLAT	8 bits		

Applicable Devices 42 R42 42A 43 R43 44



# FIGURE 18-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD

# TABLE 18-2: RC OSCILLATOR FREQUENCIES

Cext	Rext		rage 5V, 25°C
22 pF	10k	3.33 MHz	± 12%
	100k	353 kHz	± 13%
100 pF	3.3k	3.54 MHz	± 10%
	5.1k	2.43 MHz	± 14%
	10k	1.30 MHz	± 17%
	100k	129 kHz	± 10%
300 pF	3.3k	1.54 MHz	± 14%
	5.1k	980 kHz	± 12%
	10k	564 kHz	± 16%
	160k	35 kHz	± 18%



# Applicable Devices 42 R42 42A 43 R43 44





Applicable Devices 42 R42 42A 43 R43 44

# 20.0 PIC17CR42/42A/43/R43/44 DC AND AC CHARACTERISTICS

The graphs and tables provided in this section are for design guidance and are not tested nor guaranteed. In some graphs or tables the data presented is outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are ensured to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean +  $3\sigma$ ) and (mean -  $3\sigma$ ) respectively where  $\sigma$  is standard deviation.

# TABLE 20-1: PIN CAPACITANCE PER PACKAGE TYPE

Pin Name		Typical Capa	acitance (pF)	
	40-pin DIP	44-pin PLCC	44-pin MQFP	44-pin TQFP
All pins, except MCLR, VDD, and Vss	10	10	10	10
MCLR pin	20	20	20	20

## FIGURE 20-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE



NOTES:



21.5	44-Lead Plastic Surface Mount (	TOFP 10x10 mm Body	v 1.0/0.10 mm Lead Form)
21.0			

		Packag	e Group: Plast	ic TQFP		
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
A	1.00	1.20		0.039	0.047	
A1	0.05	0.15		0.002	0.006	
A2	0.95	1.05		0.037	0.041	
D	11.75	12.25		0.463	0.482	
D1	9.90	10.10		0.390	0.398	
E	11.75	12.25		0.463	0.482	
E1	9.90	10.10		0.390	0.398	
L	0.45	0.75		0.018	0.030	
е	0.80	BSC		0.031	BSC	
b	0.30	0.45		0.012	0.018	
b1	0.30	0.40		0.012	0.016	
С	0.09	0.20		0.004	0.008	
c1	0.09	0.16		0.004	0.006	
Ν	44	44		44	44	
Θ	0°	7°		0°	<b>7</b> °	

Note 1: Dimensions D1 and E1 do not include mold protrusion. Allowable mold protrusion is 0.25m/m (0.010") per side. D1 and E1 dimensions including mold mismatch.

2: Dimension "b" does not include Dambar protrusion, allowable Dambar protrusion shall be 0.08m/m (0.003")max.

3: This outline conforms to JEDEC MS-026.

# **APPENDIX A: MODIFICATIONS**

The following is the list of modifications over the PIC16CXX microcontroller family:

- Instruction word length is increased to 16-bit. This allows larger page sizes both in program memory (8 Kwords verses 2 Kwords) and register file (256 bytes versus 128 bytes).
- 2. Four modes of operation: microcontroller, protected microcontroller, extended microcontroller, and microprocessor.
- 22 new instructions. The MOVF, TRIS and OPTION instructions have been removed.
- 4. 4 new instructions for transferring data between data memory and program memory. This can be used to "self program" the EPROM program memory.
- Single cycle data memory to data memory transfers possible (MOVPF and MOVFP instructions). These instructions do not affect the Working register (WREG).
- 6. W register (WREG) is now directly addressable.
- 7. A PC high latch register (PCLATH) is extended to 8-bits. The PCLATCH register is now both readable and writable.
- 8. Data memory paging is redefined slightly.
- 9. DDR registers replaces function of TRIS registers.
- 10. Multiple Interrupt vectors added. This can decrease the latency for servicing the interrupt.
- 11. Stack size is increased to 16 deep.
- 12. BSR register for data memory paging.
- 13. Wake up from SLEEP operates slightly differently.
- 14. The Oscillator Start-Up Timer (OST) and Power-Up Timer (PWRT) operate in parallel and not in series.
- 15. PORTB interrupt on change feature works on all eight port pins.
- 16. TMR0 is 16-bit plus 8-bit prescaler.
- 17. Second indirect addressing register added (FSR1 and FSR2). Configuration bits can select the FSR registers to auto-increment, auto-decrement, remain unchanged after an indirect address.
- 18. Hardware multiplier added (8 x 8  $\rightarrow$  16-bit) (PIC17C43 and PIC17C44 only).
- 19. Peripheral modules operate slightly differently.
- 20. Oscillator modes slightly redefined.
- 21. Control/Status bits and registers have been placed in different registers and the control bit for globally enabling interrupts has inverse polarity.
- 22. Addition of a test mode pin.
- 23. In-circuit serial programming is not implemented.

# **APPENDIX B: COMPATIBILITY**

To convert code written for PIC16CXX to PIC17CXX, the user should take the following steps:

- 1. Remove any TRIS and OPTION instructions, and implement the equivalent code.
- 2. Separate the interrupt service routine into its four vectors.
- 3. Replace:

4.

<pre>MOVF REG1, W with: MOVFP REG1, WREG Replace: MOVF REG1, W MOVWF REG2 with: MOVPF REG1, REG2 ; Addr(REG1)&lt;20h or MOVFP REG1, REG2 ; Addr(REG2)&lt;20h</pre>			
MOVFP REG1, WREG Replace: MOVF REG1, W MOVWF REG2 with: MOVPF REG1, REG2 ; Addr(REG1)<20h or	MOVF	REG1,	W
Replace: MOVF REG1, W MOVWF REG2 with: MOVPF REG1, REG2 ; Addr(REG1)<20h or	with:		
MOVF REG1, W MOVWF REG2 with: MOVPF REG1, REG2 ; Addr(REG1)<20h Or	MOVFP	REG1,	WREG
MOVWF REG2 with: MOVPF REG1, REG2 ; Addr(REG1)<20h Or	Replace:		
with: MOVPF REG1, REG2 ; Addr(REG1)<20h or	MOVF	REG1,	W
MOVPF REG1, REG2 ; Addr(REG1)<20h or	MOVWF	REG2	
or	with:		
	MOVPF	REG1,	REG2 ; Addr(REG1)<20h
MOVFP REG1, REG2 ; Addr(REG2)<20h	or		
	MOVFP	REG1,	REG2 ; Addr(REG2)<20h

Note: If REG1 and REG2 are both at addresses greater then 20h, two instructions are required. MOVFP REG1, WREG ; MOVPF WREG, REG2 ;

- 5. Ensure that all bit names and register names are updated to new data memory map location.
- 6. Verify data memory banking.
- 7. Verify mode of operation for indirect addressing.
- 8. Verify peripheral routines for compatibility.
- 9. Weak pull-ups are enabled on reset.

To convert code from the PIC17C42 to all the other PIC17C4X devices, the user should take the following steps.

- 1. If the hardware multiply is to be used, ensure that any variables at address 18h and 19h are moved to another address.
- 2. Ensure that the upper nibble of the BSR was not written with a non-zero value. This may cause unexpected operation since the RAM bank is no longer 0.
- 3. The disabling of global interrupts has been enhanced so there is no additional testing of the GLINTD bit after a BSF CPUSTA, GLINTD instruction.

<sup>© 1996</sup> Microchip Technology Inc.

# INDEX

# Α

ADDLW	112 113
	-
ALU STATUS Register (ALUSTA)	
ALUSTA	, ,
ALUSTA Register	
ANDLW	113
ANDWF	
Application Notes	
AN552	55
Assembler	144
Asynchronous Master Transmission	
Asynchronous Transmitter	

# В

Bank Select Register (BSR) 42
Banking
Baud Rate Formula
Baud Rate Generator (BRG)86
Baud Rates
Asynchronous Mode88
Synchronous Mode87
BCF
Bit Manipulation
Block Diagrams
On-chip Reset Circuit15
PIC17C4210
PORTD60
PORTE
PWM75
RA0 and RA153
RA2 and RA354
RA4 and RA554
RB3:RB2 Port Pins56
RB7:RB4 and RB1:RB0 Port Pins55
RC7:RC0 Port Pins58
Timer3 with One Capture and One Period Register 78
TMR1 and TMR2 in 16-bit Timer/Counter Mode 74
TMR1 and TMR2 in Two 8-bit Timer/Counter Mode 73
TMR3 with Two Capture Registers79
WDT
BORROW9
BRG86
Brown-out Protection
BSF
BSR
BSR Operation
BTFSC
BTFSS
BTG

# С

72
71
71

CA1IE	23
CA1IF	24
CA10VF	72
CA2ED0	71
CA2ED1	71
CA2H	20, 35
CA2IE	
CA2IF	24, 78
CA2L	
CA2OVF	
Calculating Baud Rate Error	86
CALL	39, 117
Capacitor Selection	
Ceramic Resonators	101
Crystal Oscillator	101
Capture	71, 78
Capture Sequence to Read Example	78
Capture1	
Mode	71
Overflow	72
Capture2	
. Mode	71
Overflow	72
Carry (C)	9
Ceramic Resonators	
Circular Buffer	
Clearing the Prescaler	103
Clock/Instruction Cycle (Figure)	14
Clocking Scheme/Instruction Cycle (Section)	14
CLRF	117
CLRWDT	118
Code Protection	99, 106
COMF	118
Configuration	
Bits	100
Locations	100
Oscillator	100
Word	99
CPFSEQ	119
CPFSGT	119
CPFSLT	
CPU STATUS Register (CPUSTA)	37
CPUSTA	34, 37, 105
CREN	
Crystal Operation, Overtone Crystals	101
Crystal or Ceramic Resonator Operation	
Crystal Oscillator	
CSRC	83

# D

Data Memory	
GPR	
Indirect Addressing	
Organization	
SFR	
Transfer to Program Memory	43
DAW	
DC	9, 36
DDRB	19, 34, 55
DDRC	
DDRD	19, 34, 60
DDRE	
DECF	
DECFSNZ	
DECFSZ	

 $\ensuremath{\textcircled{}^{\odot}}$  1996 Microchip Technology Inc.

Figure 6-12:	Program Counter using The CALL and
Figure 6-13:	GOTO Instructions
Figure 7-1:	TLWT Instruction Operation43
Figure 7-2:	TABLWT Instruction Operation
Figure 7-3:	TLRD Instruction Operation
Figure 7-4:	TABLRD Instruction Operation
Figure 7-5:	TABLWT Write Timing
Figure 7-6:	(External Memory) 46 Consecutive TABLWT Write Timing
	(External Memory)47
Figure 7-7:	TABLRD Timing48
Figure 7-8:	TABLRD Timing (Consecutive TABLRD
0	Instructions)
Figure 9-1:	RA0 and RA1 Block Diagram53
Figure 9-2:	RA2 and RA3 Block Diagram
Figure 9-3:	RA4 and RA5 Block Diagram54
Figure 9-4:	Block Diagram of RB<7:4> and RB<1:0> Port Pins
Figure 9-5:	Block Diagram of RB3 and RB2 Port Pins56
0	
Figure 9-6:	Block Diagram of RC<7:0> Port Pins
Figure 9-7:	PORTD Block Diagram
	(in I/O Port Mode)60
Figure 9-8:	PORTE Block Diagram
	(in I/O Port Mode)
Figure 9-9:	Successive I/O Operation
Figure 11-1:	T0STA Register (Address: 05h,
rigulo II I.	Unbanked)
Figure 11-2:	Timer0 Module Block Diagram
0	
Figure 11-3:	TMR0 Timing with External Clock
	(Increment on Falling Edge)
Figure 11-4:	TMR0 Timing: Write High or Low Byte 69
Figure 11-5:	TMR0 Read/Write in Timer Mode70
Figure 12-1:	TCON1 Register (Address: 16h, Bank 3) 71
Figure 12-2:	TCON2 Register (Address: 17h, Bank 3) 72
Figure 12-3:	
Figure 12-3:	Timer1 and Timer2 in Two 8-bit
U U	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode73
Figure 12-3: Figure 12-4:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode73 TMR1 and TMR2 in 16-bit Timer/Counter
Figure 12-4:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode73 TMR1 and TMR2 in 16-bit Timer/Counter Mode74
Figure 12-4: Figure 12-5:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode73 TMR1 and TMR2 in 16-bit Timer/Counter Mode74 Simplified PWM Block Diagram75
Figure 12-4: Figure 12-5: Figure 12-6:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode73 TMR1 and TMR2 in 16-bit Timer/Counter Mode74 Simplified PWM Block Diagram75 PWM Output75
Figure 12-4: Figure 12-5:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode73 TMR1 and TMR2 in 16-bit Timer/Counter Mode74 Simplified PWM Block Diagram75 PWM Output75 Timer3 with One Capture and One
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7:	Timer1 and Timer2 in Two 8-bit Timer/Counter Mode73 TMR1 and TMR2 in 16-bit Timer/Counter Mode74 Simplified PWM Block Diagram75 PWM Output75 Timer3 with One Capture and One Period Register Block Diagram78
Figure 12-4: Figure 12-5: Figure 12-6:	Timer1 and Timer2 in Two 8-bitTimer/Counter Mode73TMR1 and TMR2 in 16-bit Timer/CounterModeMode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture Registers
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       78         Period Register Block Diagram       78         Timer3 with Two Capture Registers       8         Block Diagram       79
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       78         Period Register Block Diagram       78         Timer3 with Two Capture Registers       8         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       79
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       78         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       78         Period Register Block Diagram       78         Timer3 with Two Capture Registers       8         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       79
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode       73         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       78         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         TMR1, TMR2, and TMR3 Operation in       81
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       78         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         TMR1, TMR2, and TMR3 Operation in       80
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode       73         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       78         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         TMR1, TMR2, and TMR3 Operation in       81         TXSTA Register (Address: 15h, Bank 0)       83
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode       73         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       78         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         External Clock Mode       80         TMR1, TMR2, and TMR3 Operation in       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode       73         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       78         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         Timer Mode       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84         USART Transmit       85
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode       73         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       78         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         External Clock Mode       80         TMR1, TMR2, and TMR3 Operation in       11         Timer Mode       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84         USART Transmit       85
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode       73         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       78         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         External Clock Mode       80         TMR1, TMR2, and TMR3 Operation in       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84         USART Transmit       85         USART Receive       85         Asynchronous Master Transmission       90
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode       73         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       78         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         External Clock Mode       80         TMR1, TMR2, and TMR3 Operation in       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84         USART Transmit       85         USART Receive       85         Asynchronous Master Transmission       90
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-6:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode       73         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       78         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         External Clock Mode       80         TMR1, TMR2, and TMR3 Operation in       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84         USART Transmit       85         USART Receive       85         Asynchronous Master Transmission       90         Asynchronous Master Transmission       90
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-5: Figure 13-6: Figure 13-7:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode       73         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       78         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         Timer Mode       81         TXSTA Register (Address: 15h, Bank 0)       84         USART Transmit       85         USART Receive       85         Asynchronous Master Transmission       90         Asynchronous Master Transmission       90         RX Pin Sampling Scheme       91
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-6: Figure 13-7: Figure 13-8:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode       73         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       78         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         Timer Mode       81         TXSTA Register (Address: 15h, Bank 0)       84         USART Transmit       85         USART Receive       85         Asynchronous Master Transmission       90         Asynchronous Master Transmission       90         RX Pin Sampling Scheme       91         Asynchronous Reception       92
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-5: Figure 13-6: Figure 13-7:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode       73         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       78         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         TXR1, TMR2, and TMR3 Operation in       81         TXSTA Register (Address: 15h, Bank 0)       84         USART Transmit       85         USART Receive       85         Asynchronous Master Transmission       90         Ray Pin Sampling Scheme       91         Asynchronous Reception       92         Synchronous Transmission       94
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-6: Figure 13-7: Figure 13-8:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode       73         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       78         Period Register Block Diagram       78         Timer3 with Two Capture Registers       80         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       80         TXR1, TMR2, and TMR3 Operation in       81         TXSTA Register (Address: 15h, Bank 0)       84         USART Transmit       85         USART Receive       85         Asynchronous Master Transmission       90         Ray Pin Sampling Scheme       91         Asynchronous Reception       92         Synchronous Transmission       94
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode       73         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       Period Register Block Diagram         Period Register Block Diagram       78         Timer3 with Two Capture Registers       Block Diagram         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       External Clock Mode         Timer Mode       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84         USART Transmit       85         USART Receive       85         Asynchronous Master Transmission       90         Asynchronous Master Transmission       90         RX Pin Sampling Scheme       91         Asynchronous Reception       92         Synchronous Transmission       94         Synchronous Transmission       94
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-9: Figure 12-9: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9: Figure 13-10:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode       73         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       Period Register Block Diagram         Period Register Block Diagram       78         Timer3 with Two Capture Registers       Block Diagram         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       External Clock Mode         Timer Mode       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 15h, Bank 0)       84         USART Transmit       85         USART Receive       85         Asynchronous Master Transmission       90         RX Pin Sampling Scheme       91         Asynchronous Transmission       94         Synchronous Transmission       94
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode       73         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       Period Register Block Diagram         Period Register Block Diagram       78         Timer3 with Two Capture Registers       Block Diagram         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       External Clock Mode         Timer Mode       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 13h, Bank 0)       84         USART Transmit       85         USART Receive       85         Asynchronous Master Transmission       90         RX Pin Sampling Scheme       91         Asynchronous Reception       92         Synchronous Transmission       94         Synchronous Reception (Master Mode,       94
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-9: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9: Figure 13-10: Figure 13-11:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode       73         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       Period Register Block Diagram         Period Register Block Diagram       78         Timer3 with Two Capture Registers       Block Diagram         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       External Clock Mode         External Clock Mode       80         TMR1, TMR2, and TMR3 Operation in       Timer Mode         Timer Mode       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 15h, Bank 0)       84         USART Transmit.       85         USART Receive       85         Asynchronous Master Transmission       90         RX Pin Sampling Scheme       91         Asynchronous Reception       92         Synchronous Transmission       94         Synchronous Reception (Master Mode,       SREN)         SREN)       95
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9: Figure 13-10: Figure 13-11: Figure 14-1:	Timer1 and Timer2 in Two 8-bitTimer/Counter Mode73TMR1 and TMR2 in 16-bit Timer/CounterMode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation inExternal Clock Mode80TMR1, TMR2, and TMR3 Operation inTimer Mode81TXSTA Register (Address: 15h, Bank 0)83RCSTA Register (Address: 15h, Bank 0)84USART Transmit.85USART Receive85Asynchronous Master Transmission90RX Pin Sampling Scheme91Asynchronous Transmission94Synchronous Reception94Synchronous Reception (Master Mode, SREN)95Configuration Word99
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-9: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9: Figure 13-10: Figure 13-11:	Timer1 and Timer2 in Two 8-bit         Timer/Counter Mode       73         TMR1 and TMR2 in 16-bit Timer/Counter         Mode       74         Simplified PWM Block Diagram       75         PWM Output       75         Timer3 with One Capture and One       Period Register Block Diagram         Period Register Block Diagram       78         Timer3 with Two Capture Registers       Block Diagram         Block Diagram       79         TMR1, TMR2, and TMR3 Operation in       External Clock Mode         External Clock Mode       80         TMR1, TMR2, and TMR3 Operation in       Timer Mode         Timer Mode       81         TXSTA Register (Address: 15h, Bank 0)       83         RCSTA Register (Address: 15h, Bank 0)       84         USART Transmit.       85         USART Receive       85         Asynchronous Master Transmission       90         RX Pin Sampling Scheme       91         Asynchronous Reception       92         Synchronous Transmission       94         Synchronous Reception (Master Mode,       SREN)         SREN)       95

Figure 14-3:	Crystal Operation, Overtone Crystals	
	(XT OSC Configuration)	101
Figure 14-4:	External Clock Input Operation	
	(EC OSC Configuration)	101
Figure 14-5:	External Parallel Resonant Crystal	
	Oscillator Circuit	102
Figure 14-6:	External Series Resonant Crystal	
	Oscillator Circuit	102
Figure 14-7:	RC Oscillator Mode	
Figure 14-8:	Watchdog Timer Block Diagram	104
Figure 14-9:	Wake-up From Sleep Through Interrupt	105
Figure 15-1:	General Format for Instructions	108
Figure 15-2:	Q Cycle Activity	
Figure 17-1:	Parameter Measurement Information	
Figure 17-2:	External Clock Timing	155
Figure 17-3:	CLKOUT and I/O Timing	
Figure 17-4:	Reset, Watchdog Timer,	
	Oscillator Start-Up Timer and	
	Power-Up Timer Timing	157
Figure 17-5:	Timer0 Clock Timings	
Figure 17-6:	Timer1, Timer2, And Timer3 Clock	100
Figure 17-0.	Timings	150
Figure 17-7:	Capture Timings	
Figure 17-8:	PWM Timings	159
Figure 17-9:	USART Module: Synchronous	
	Transmission (Master/Slave) Timing	160
Figure 17-10	, ,	
	(Master/Slave) Timing	
Figure 17-11		
Figure 17-12	: Memory Interface Read Timing	162
Figure 18-1:	Typical RC Oscillator Frequency	
	vs. Temperature	163
Figure 18-2:	Typical RC Oscillator Frequency	
•	vs. VDD	164
Figure 18-3:	Typical RC Oscillator Frequency	
0	vs. VDD	164
Figure 18-4:	Typical RC Oscillator Frequency	
0	vs. VDD	165
Figure 18-5:	Transconductance (gm) of LF Oscillator	
<b>J</b>	vs. VDD	166
Figure 18-6:	Transconductance (gm) of XT Oscillator	
	vs. VDD	166
Figure 18-7:	Typical IDD vs. Frequency (External	100
rigulo lo l.	Clock 25°C)	167
Figure 18-8:	Maximum IDD vs. Frequency (External	107
Figure 10-0.		167
Figure 19 0.	Clock 125°C to -40°C)	107
Figure 18-9:	Typical IPD vs. VDD Watchdog	400
E:	Disabled 25°C	100
Figure 18-10		400
	Disabled	168
Figure 18-11		
	Enabled 25°C	169
Figure 18-12	: Maximum IPD vs. VDD Watchdog	
	Enabled	
Figure 18-13	: WDT Timer Time-Out Period vs. VDD	170
Figure 18-14	: IOH vs. VOH, VDD = 3V	170
Figure 18-15	: IOH vs. VOH, VDD = 5V	171
Figure 18-16		
Figure 18-17		
Figure 18-18		
3	I/O Pins (TTL) vs. VDD	172
Figure 18-19		
. igaio 10-19	VDD	173
Figure 18-20		113
- iguie 10-20	· · · · · · · · · · · · · · · · · · ·	172
Figure 10.4	Input (In XT and LF Modes) vs. VDD	
Figure 19-1:	Parameter Measurement Information	103

Requirements       160         Table 17-10:       Serial Port Synchronous Receive Requirements       160         Table 17-11:       Memory Interface Write Requirements       161         Table 17-12:       Memory Interface Read Requirements       162         Table 18-1:       Pin Capacitance per Package Type       163         Table 18-2:       RC Oscillator Frequencies       165         Table 19-1:       Cross Reference of Device Specs for Oscillator Configurations and Frequencies of Operation (Commercial Devices)       176         Table 19-2:       External Clock Timing Requirements       184         Table 19-3:       CLKOUT and I/O Timing Requirements       185         Table 19-4:       Reset, Watchdog Timer, Oscillator Start-Up Timer and       160
Requirements160Table 17-11:Memory Interface Write Requirements161Table 17-12:Memory Interface Read Requirements162Table 18-1:Pin Capacitance per Package Type163Table 18-2:RC Oscillator Frequencies165Table 19-1:Cross Reference of Device Specs for Oscillator Configurations and Frequencies of Operation (Commercial Devices)176Table 19-2:External Clock Timing Requirements184Table 19-3:CLKOUT and I/O Timing Requirements185Table 19-4:Reset, Watchdog Timer,185
Table 17-11:Memory Interface Write Requirements 161Table 17-12:Memory Interface Read Requirements 162Table 18-1:Pin Capacitance per Package Type 163Table 18-2:RC Oscillator Frequencies
Table 17-12:Memory Interface Read Requirements162Table 18-1:Pin Capacitance per Package Type
Table 17-12:Memory Interface Read Requirements162Table 18-1:Pin Capacitance per Package Type
Table 18-2:RC Oscillator Frequencies
Table 19-1:Cross Reference of Device Specs for Oscillator Configurations and Frequencies of Operation (Commercial Devices)
Oscillator Configurations and Frequencies of Operation (Commercial Devices)
of Operation (Commercial Devices)176 Table 19-2: External Clock Timing Requirements184 Table 19-3: CLKOUT and I/O Timing Requirements185 Table 19-4: Reset, Watchdog Timer,
Table 19-2:External Clock Timing Requirements 184Table 19-3:CLKOUT and I/O Timing Requirements 185Table 19-4:Reset, Watchdog Timer,
Table 19-3:CLKOUT and I/O Timing Requirements 185Table 19-4:Reset, Watchdog Timer,
Table 19-4: Reset, Watchdog Timer,
Occillator Start Lip Timor and
Power-Up Timer Requirements186
Table 19-5:   Timer0 Clock Requirements
Table 19-6: Timer1, Timer2, and Timer3 Clock
Requirements187
Table 19-7:    Capture Requirements
Table 19-8:   PWM Requirements
Table 19-9: Synchronous Transmission
Requirements189
Table 19-10:         Synchronous Receive Requirements 189
Table 19-11:         Memory Interface Write Requirements
(Not Supported in PIC17LC4X Devices)190
Table 19-12:         Memory Interface read Requirements
(Not Supported in PIC17LC4X Devices) 191
Table 20-1:   Pin Capacitance per Package Type
Table 20-2:         RC Oscillator Frequencies         195
Table E-1:   Pin Compatible Devices

# LIST OF EQUATIONS

16 x 16 Unsigned Multiplication
Algorithm50
16 x 16 Signed Multiplication
Algorithm51

### Note the following details of the code protection feature on PICmicro<sup>®</sup> MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoq® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



# WORLDWIDE SALES AND SERVICE

## AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

#### **Rocky Mountain**

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

#### Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

#### Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

### Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit Tri-Atria Office Building

32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260 Kokomo

# 2767 S. Albright Road

Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387 Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338 New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335 San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

#### China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

### China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

#### China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 Hong Kong Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza

223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

### India

Microchip Technology Inc. India Liaison Office **Divvasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

### Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

### EUROPE

Denmark

Microchip Technology Nordic ApS **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH

Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

#### United Kinadom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

01/18/02