



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	8MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	8KB (4K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17lc43-08i-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-1: PIC17CXX FAMILY OF DEVICES

Features		PIC17C42	PIC17CR42	PIC17C42A	PIC17C43	PIC17CR43	PIC17C44
Maximum Frequency of Operation		25 MHz	33 MHz				
Operating Voltage Range		4.5 - 5.5V	2.5 - 6.0V				
Program Memory x16	(EPROM)	2K	-	2K	4K	-	8K
	(ROM)	-	2K	-	-	4K	-
Data Memory (bytes)		232	232	232	454	454	454
Hardware Multiplier (8 x 8))	-	Yes	Yes	Yes	Yes	Yes
Timer0 (16-bit + 8-bit post	scaler)	Yes	Yes	Yes	Yes	Yes	Yes
Timer1 (8-bit)		Yes	Yes	Yes	Yes	Yes	Yes
Timer2 (8-bit)		Yes	Yes	Yes	Yes	Yes	Yes
Timer3 (16-bit)		Yes	Yes	Yes	Yes	Yes	Yes
Capture inputs (16-bit)		2	2	2	2	2	2
PWM outputs (up to 10-bit)		2	2	2 2 2		2	2
USART/SCI		Yes	Yes Yes Yes		Yes	Yes	
Power-on Reset		Yes	Yes	Yes	Yes	Yes	Yes
Watchdog Timer		Yes	Yes	Yes	Yes	Yes	Yes
External Interrupts		Yes	Yes	Yes Yes		Yes	Yes
Interrupt Sources		11	11	11 11		11	11
Program Memory Code Pr	rotect	Yes	Yes	Yes	Yes	Yes	Yes
I/O Pins		33	33	33	33	33	33
I/O High Current Capabil-	Source	25 mA					
ity	Sink	25 mA ⁽¹⁾					
Package Types		40-pin DIP					
		44-pin PLCC					
		44-pin MQFP					
			44-pin IQFP				

Note 1: Pins RA2 and RA3 can sink up to 60 mA.

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC17C4X can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC17C4X uses a modified Harvard architecture. This architecture has the program and data accessed from separate memories. So the device has a program memory bus and a data memory bus. This improves bandwidth over traditional von Neumann architecture, where program and data are fetched from the same memory (accesses over the same bus). Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. PIC17C4X opcodes are 16-bits wide, enabling single word instructions. The full 16-bit wide program memory bus fetches a 16-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions. Consequently, all instructions execute in a single cycle (121 ns @ 33 MHz), except for program branches and two special instructions that transfer data between program and data memory.

The PIC17C4X can address up to 64K x 16 of program memory space.

The **PIC17C42** and **PIC17C42A** integrate 2K x 16 of EPROM program memory on-chip, while the **PIC17CR42** has 2K x 16 of ROM program memory on-chip.

The **PIC17C43** integrates 4K x 16 of EPROM program memory, while the **PIC17CR43** has 4K x 16 of ROM program memory.

The **PIC17C44** integrates 8K x 16 EPROM program memory.

Program execution can be internal only (microcontroller or protected microcontroller mode), external only (microprocessor mode) or both (extended microcontroller mode). Extended microcontroller mode does not allow code protection.

The PIC17CXX can directly or indirectly address its register files or data memory. All special function registers, including the Program Counter (PC) and Working Register (WREG), are mapped in the data memory. The PIC17CXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC17CXX simple yet efficient. In addition, the learning curve is reduced significantly.

One of the PIC17CXX family architectural enhancements from the PIC16CXX family allows two file registers to be used in some two operand instructions. This allows data to be moved directly between two registers without going through the WREG register. This increases performance and decreases program memory usage. The PIC17CXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift, and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature.

The WREG register is an 8-bit working register used for ALU operations.

All PIC17C4X devices (except the PIC17C42) have an 8 x 8 hardware multiplier. This multiplier generates a 16-bit result in a single cycle.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

Although the ALU does not perform signed arithmetic, the Overflow bit (OV) can be used to implement signed math. Signed arithmetic is comprised of a magnitude and a sign bit. The overflow bit indicates if the magnitude overflows and causes the sign bit to change state. Signed math can have greater than 7-bit values (magnitude), if more than one byte is used. The use of the overflow bit only operates on bit6 (MSb of magnitude) and bit7 (sign bit) of the value in the ALU. That is, the overflow bit is not useful if trying to implement signed math where the magnitude, for example, is 11-bits. If the signed math values are greater than 7-bits (15-, 24or 31-bit), the algorithm must ensure that the low order bytes ignore the overflow status bit.

Care should be taken when adding and subtracting signed numbers to ensure that the correct operation is executed. Example 3-1 shows an item that must be taken into account when doing signed arithmetic on an ALU which operates as an unsigned machine.

EXAMPLE 3-1: SIGNED MATH

Hex Value	Signed Value Math	Unsigned Value Math
FFh	-127	255
<u>+ 01h</u>	<u>+ 1</u>	<u>+ 1</u>
= ?	= -126 (FEh)	= 0 (00h);
		Carry bit = 1

Signed math requires the result in REG to be FEh (-126). This would be accomplished by subtracting one as opposed to adding one.

Simplified block diagrams are shown in Figure 3-1 and Figure 3-2. The descriptions of the device pins are listed in Table 3-1.

© 1996 Microchip Technology Inc.

			-		-	
Name	DIP No.	PLCC No.	QFP No.	I/O/P Type	Buffer Type	Description
						PORTD is a bi-directional I/O Port.
RD0/AD8	40	43	15	I/O	TTL	This is also the upper byte of the 16-bit system bus in
RD1/AD9	39	42	14	I/O	TTL	microprocessor mode or extended microprocessor mode
RD2/AD10	38	41	13	I/O	TTL	or extended microcontroller mode. In multiplexed system
RD3/AD11	37	40	12	I/O	TTL	as data input or output
RD4/AD12	36	39	11	I/O	TTL	
RD5/AD13	35	38	10	I/O	TTL	
RD6/AD14	34	37	9	I/O	TTL	
RD7/AD15	33	36	8	I/O	TTL	
RE0/ALE	30	32	4	I/O	TTL	PORTE is a bi-directional I/O Port. In microprocessor mode or extended microcontroller mode, it is the Address Latch Enable (ALE) output. Address should be latched on the falling edge of ALE output.
RE1/OE	29	31	3	I/O	TTL	In microprocessor or extended microcontroller mode, it is the Output Enable (\overline{OE}) control output (active low).
RE2/WR	28	30	2	I/O	TTL	In microprocessor or extended microcontroller mode, it is the Write Enable (WR) control output (active low).
TEST	27	29	1	I	ST	Test mode selection control input. Always tie to Vss for nor- mal operation.
Vss	10, 31	11, 12, 33, 34	5, 6, 27, 28	Р		Ground reference for logic and I/O pins.
Vdd	1	1, 44	16, 17	Р		Positive supply for logic and I/O pins.

١S
l

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input; ST = Schmitt Trigger input.

4.1.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (1024Tosc) delay after $\overline{\text{MCLR}}$ is detected high or a wake-up from SLEEP event occurs.

The OST time-out is invoked only for XT and LF oscillator modes on a Power-on Reset or a Wake-up from SLEEP.

The OST counts the oscillator pulses on the OSC1/CLKIN pin. The counter only starts incrementing after the amplitude of the signal reaches the oscillator input thresholds. This delay allows the crystal oscillator or resonator to stabilize before the device exits reset. The length of time-out is a function of the crystal/resonator frequency.

4.1.4 TIME-OUT SEQUENCE

On power-up the time-out sequence is as follows: First the internal POR signal goes high when the POR trip point is reached. If MCLR is high, then both the OST and PWRT timers start. In general the PWRT time-out is longer, except with low frequency crystals/resonators. The total time-out also varies based on oscillator configuration. Table 4-1 shows the times that are associated with the oscillator configuration. Figure 4-2 and Figure 4-3 display these time-out sequences.

If the device voltage is not within electrical specification at the end of a time-out, the $\overline{\text{MCLR}}/\text{VPP}$ pin must be held low until the voltage is within the device specification. The use of an external RC delay is sufficient for many of these applications.

TABLE 4-1:TIME-OUT IN VARIOUSSITUATIONS

Oscillator Configuration	Power-up	Wake up from SLEEP	MCLR Reset
XT, LF	Greater of: 96 ms or 1024Tosc	1024Tosc	—
EC, RC	Greater of: 96 ms or 1024Tosc	_	—

The time-out sequence begins from the first rising edge of $\overline{\text{MCLR}}$.

Table 4-3 shows the reset conditions for some special registers, while Table 4-4 shows the initialization conditions for all the registers. The shaded registers (in Table 4-4) are for all devices except the PIC17C42. In the PIC17C42, the PRODH and PRODL registers are general purpose RAM.

TABLE 4-2: STATUS BITS AND THEIR SIGNIFICANCE

TO	PD	Event
1	1	Power-on Reset, MCLR Reset during normal operation, or CLRWDT instruction executed
1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP
0	1	WDT Reset during normal operation
0	0	WDT Reset during SLEEP

In Figure 4-2, Figure 4-3 and Figure 4-4, TPWRT > TOST, as would be the case in higher frequency crystals. For lower frequency crystals, (i.e., 32 kHz) TOST would be greater.

TABLE 4-3: RESET CONDITION FOR THE PROGRAM COUNTER AND THE CPUSTA REGISTER

Event		PCH:PCL	CPUSTA	OST Active
Power-on Reset		0000h	11 11	Yes
MCLR Reset during normal ope	ration	0000h	11 11	No
MCLR Reset during SLEEP		0000h	11 10	Yes (2)
WDT Reset during normal opera	ation	0000h	11 01	No
WDT Reset during SLEEP ⁽³⁾		0000h	11 00	Yes (2)
Interrupt wake-up from SLEEP	GLINTD is set	PC + 111 10		Yes (2)
	GLINTD is clear	PC + 1 ⁽¹⁾	10 10	Yes (2)

Legend: u = unchanged, x = unknown, - = unimplemented read as '0'.

Note 1: On wake-up, this instruction is executed. The instruction at the appropriate interrupt vector is fetched and then executed.

2: The OST is only active when the Oscillator is configured for XT or LF modes.

3: The Program Counter = 0, that is the device branches to the reset vector. This is different from the mid-range devices.

NOTES:

7.3 <u>Table Reads</u>

FIGURE 7-7:

The table read allows the program memory to be read. This allows constant data to be stored in the program memory space, and retrieved into data memory when needed. Example 7-2 reads the 16-bit value at program memory address TBLPTR. After the dummy byte has been read from the TABLATH, the TABLATH is loaded with the 16-bit data from program memory address TBLPTR + 1. The first read loads the data into the latch, and can be considered a dummy read (unknown data loaded into 'f'). INDF0 should be configured for either auto-increment or auto-decrement.

+ 1. The first read loads the data into TABLRD 0,1,INDF0 ; Read LO byte ; of TABLATCH and ; of TABLATCH and ; Update TABLATCH auto-increment or auto-decrement.

MOVLW

MOVWF

MOVLW

MOVWF

TLRD

TABLRD

EXAMPLE 7-2: TABLE READ

LOW (TBL_ADDR)

TBLPTRH

TBLPTRL

0,0,DUMMY

1, INDF0

HIGH (TBL_ADDR) ; Load the Table

;

;

;

;

address

; Dummy read,

; Read HI byte

; Updates TABLATCH

of TABLATCH

Q4 | AD15:AD0 Data in PC PC-TBL PC4 Instruction TABLRD INST (PC+1) INST (PC+2) fetched Instruction INST (PC-1) TABLRD cycle1 TABLRD cycle2 INST (PC+1) executed Data read cycle ALE ŌĒ $\overline{\mathsf{WR}}$

FIGURE 7-8: TABLRD TIMING (CONSECUTIVE TABLRD INSTRUCTIONS)



DS30412C-page 48

9.4.1 PORTE AND DDRE REGISTER

PORTE is a 3-bit bi-directional port. The corresponding data direction register is DDRE. A '1' in DDRE configures the corresponding port pin as an input. A '0' in the DDRE register configures the corresponding port pin as an output. Reading PORTE reads the status of the pins, whereas writing to it will write to the port latch. PORTE is multiplexed with the system bus. When operating as the system bus, PORTE contains the control signals for the address/data bus (AD15:AD0). These control signals are Address Latch Enable (ALE), Output Enable (\overline{OE}), and Write (\overline{WR}). The control signals \overline{OE} and \overline{WR} are active low signals. The timing for the system bus is shown in the Electrical Characteristics section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 9-4 shows the instruction sequence to initialize PORTE. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized.

EXAMPLE 9-4: INITIALIZING PORTE

MOVLB	1	;	Select Bank 1
CLRF	PORTE	;	Initialize PORTE data
		;	latches before setting
		;	the data direction
		;	register
MOVLW	0x03	;	Value used to initialize
		;	data direction
MOVWF	DDRE	;	Set RE<1:0> as inputs
		;	RE<2> as outputs
		;	RE<7:3> are always
		;	read as '0'

FIGURE 9-8: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)



NOTES:

Steps to follow when setting up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are desired, then set the RCIE bit.
- 4. If 9-bit reception is desired, then set the RX9 bit.
- 5. Enable the reception by setting the CREN bit.
- 6. The RCIF bit will be set when reception completes and an interrupt will be generated if the RCIE bit was set.

- Read RCSTA to get the ninth bit (if enabled) and FERR bit to determine if any error occurred during reception.
- 8. Read RCREG for the 8-bit received data.
- 9. If an overrun error occurred, clear the error by clearing the OERR bit.
- Note: To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.



FIGURE 13-8: ASYNCHRONOUS RECEPTION

TABLE 13-6:	REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 0	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	—	_	TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG	Baud rate	Baud rate generator register								uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for asynchronous reception. Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

PIC17C4X

IORWF	Inclusive		with f	LCA	LL	Long C	all		
Syntax:	[label]	IORWF f,d		Syn	tax:	[label]	LCALL	k	
Operands:	$0 \le f \le 255$	5		Ope	rands:	$0 \le k \le 2$	255		
	d ∈ [0,1]			Ope	ration:	PC + 1 ·	\rightarrow TOS;		
Operation:	(WREG) .	$OR.\left(f ight) ightarrow\left(de ight)$	est)			$k\toPC$	L, (PCLAT	$H) \rightarrow PC$	СН
Status Affected:	Z			Stat	us Affected:	None			
Encoding:	0000	0000 100d ffff ffff			oding:	1011	0111	kkkk	kkkk
Description:	Inclusive O 'd' is 0 the r 'd' is 1 the r ter 'f'.	Inclusive OR WREG with register 'f'. If D' 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in regis- ter 'f'.				LCALL allows an unconditional subrou- tine call to anywhere within the 64k pro- gram memory space. First, the return address (PC + 1) is			
Words:	1					pushed onto the stack. A 16-bit desti-			
Cycles:	1					program	counter. Th	en loaded 1e lower 8	Into the B-bits of
Q Cycle Activity:						the destin	nation addre	ess is em	bedded in
Q1	Q2	Q3	Q4			the instruction. The upper 8-bits of PC is loaded from PC high holding latch.			
Decode	Read	Execute	Write to			PCLATH.		9	9,
	register i		uesunation	Wor	ds:	1			
Example:	IORWF R	esult, O		Сус	es:	2			
Before Instru	iction			QC	ycle Activity:				
WREG	$= 0x^{13}$ = 0x91				Q1	Q2	Q3		Q4
After Instruct	tion				Decode	Read literal 'k'	Execu	ite reg	Write ister PCL
WREG	= 0x13 = 0x93				Forced NOP	NOP	Execu	ite	NOP
				<u>Exa</u>	<u>mple</u> :	MOVLW MOVPF LCALL	HIGH(SUB WREG, PC LOW(SUBR	ROUTINE LATH OUTINE)])

Before Instruction

SUBROUTINE PC	= =	16-bit Address ?
After Instruction		

PC = Address (SUB)

PIC17C4X

MOVFP	Move f to	р		MOVLB	Move Lite	eral to low n	ibble in BSR		
Syntax:	[<i>label</i>] N	IOVFP f,p		Syntax:	[label]	MOVLB k			
Operands:	$0 \le f \le 255$	5		Operands:	$0 \le k \le 15$				
	$0 \le p \le 31$			Operation:	$k \rightarrow (BSR)$	<3:0>)			
Operation:	$(f) \to (p)$			Status Affected:	None				
Status Affected:	None			Encoding:	1011	1000 uu	uu kkkk		
Encoding:	011p	pppp ff:	ff ffff	Description:	The four bit	literal 'k' is lo	aded in the		
Description:	Move data to to data mer can be any space (00h to 1Fh.	rom data mem nory location ' where in the 2 to FFh) while	hory location 'f' p'. Location 'f' 56 word data 'p' can be 00h		Bank Select low 4-bits of are affected is unchange encode the	tt Register (BS f the Bank Se d. The upper h ed. The assen "u" fields as 'u	SR). Only the elect Register half of the BSR hbler will 0'.		
	Either 'p' or	'f' can be WR	EG (a useful	Words:	1				
	Special situ	special situation). MOVFP is particularly useful for transfer- ring a data memory location to a periph- eral register (such as the transmit buffer		Cycles:	1				
	ring a data			Q Cycle Activity:					
	eral registe			Q1	Q2	Q3	Q4		
	indirectly a	ddressed.	d p can be	Decode	Read	Execute	Write literal		
Words:	1				literal u:k		BSR<3:0>		
Cycles:	1			Example:	MOVLB	0x5			
Q Cycle Activity:				Before Instru	uction				
Q1	Q2	Q3	Q4	BSR regi	BSR register = 0x22				
Decode	Read register 'f'	Execute	Write register 'p'	After Instruc BSR regi	After Instruction BSR register = 0x25				
Example:	MOVFP	REG1, REG2		Note: For th	ne PIC17C42	, only the lo	w four bits of		
Before Instru REG1	ction = 0x	33,		the E mente	BSR registe ed. The uppe	r are phys r nibble is re	ad as '0'.		
After Instruct REG1	= 0x ion = 0x	33,							

REG2

0x33

=

MULLW	Multiply I	_iteral with V	VREG	MUL	WF	Multiply V	VREG with f	
Syntax:	[label]	MULLW k		Synt	ax:	[label]	MULWF f	
Operands:	$0 \le k \le 25$	5		Ope	rands:	$0 \le f \le 25$	5	
Operation:	(k x WRE	G) \rightarrow PRODH	H:PRODL	Ope	ration:	(WREG x	f) \rightarrow PRODH	I:PRODL
Status Affected:	None			Statu	us Affected:	None		
Encoding:	1011	1100 kkl	kk kkkk	Enco	oding:	0011	0100 fff	f ffff
Description:	An unsigne out betwee and the 8-b result is pla register pai high byte. WREG is u None of the Note that n is possible result is po	d multiplication n the contents it literal 'k'. The iced in PRODH r. PRODH con nchanged. e status flags a either overflow in this operatic ssible but not c	n is carried of WREG = 16-bit H:PRODL tains the are affected. y nor carry on. A zero detected.	Desc	cription:	An unsigne out betwee and the reg 16-bit resul PRODH:PF PRODH co Both WREC None of the Note that n is possible result is po	d multiplication n the contents jister file locati t is stored in th RODL register ntains the high G and 'f' are ur e status flags a either overflow in this operation ssible but not of	n is carried of WREG on 'f'. The ne pair. n byte. nchanged. are affected. y nor carry on. A zero detected.
Words:	1			Word	ds:	1		
Cycles:	1			Cycl	es:	1		
Q Cycle Activity:				Q Cy	cle Activity:			
Q1	Q2	Q3	Q4	-	Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Execute	Write registers PRODH: PRODL		Decode	Read register 'f'	Execute	Write registers PRODH: PRODL
Example:	MULLW	0xC4		<u>Exar</u>	nple:	MULWF	REG	
Before Instru WREG PRODH PRODL After Instruc	uction = 0x = ? = ? tion	Æ2			Before Instru WREG REG PRODH PRODL	uction = 0> = 0> = ? = ?	(C4 (B5	
WREG PRODH PRODL	= 0 = 0 = 0 instruction	(C4 (AD (08 is not avail	able in the		After Instruc WREG REG PRODH PRODL	tion = 0> = 0> = 0> = 0>	xC4 (B5 (8A (94	
		•		No	ote: This PIC1	instruction 7C42 device	is not avail	able in the

NOTES:

001	DM303		-G306001		N/A		N/A		HCS200, 300, 301 *
	N/A		N/A		N/A		JV114001		MTA11200B
	N/A		N/A		DV243001		N/A		All 2 wire and 3 wire Serial EEPROM's
ity Eval/Demo Kit	opping Code Secur	rammer Kit H	Security Prog	Hopping Code (EVAL® Designers Kit	ent Kit SEI	E® Developme	TRUEGAUG	Product
stems	. See development sy	orgereg separately ering part numbers	er modules are or specific orde	ordering guide for					MIPAOM ASSEMDIE
Inde	rt numbers above inc	ER-CE ordering pa	and PICMAST rogrammer	***AII PICMASTER	Simulator and	MPLAB-SIM S	ability date	hnology for avail /elopment Enviro	*Contact Microchip Tec **MPLAB Integrated Dev
DV003001	I	DV007003		EM177007/ EM177107	DV005001/ DV005002	SW006006	SW006005	SW007002	PIC17C42, 42A, 43, 44
DV003001	I	DV007003		EM167031/ EM167111	DV005001/ DV005002	SW006006	SW006005	SW007002	PIC16C923, 924*
DV003001	DV162003	DV007003		EM167029/ EM167107	DV005001/ DV005002	SW006006	SW006005	SW007002	PIC16F84
DV003001	DV162003	DV007003	EM167206	EM167029/ EM167107	DV005001/ DV005002	SW006006	SW006005	SW007002	PIC16C84
DV003001	DV162003	DV007003	I	EM167029/ EM167107	DV005001/ DV005002	SW006006	SW006005	SW007002	PIC16F83
DV003001	DV162002	DV007003	I	EM167025/ EM167103	I	SW006006	SW006005	SW007002	PIC16C72
DV003001	DV162003	DV007003	I	EM167027/ EM167105	DV005001/ DV005002	SW006006	SW006005	SW007002	PIC16C710, 711
DV003001	DV162003	DV007003	EM167205	EM167027/ EM167105	DV005001/ DV005002	SW006006	SW006005	SW007002	PIC16C71
DV003001	DV162002	DV007003	1	EM167035/ EM167105	1	I	SW006005	SW007002	PIC16C642, 662*
DV003001	DV162002	DV007003	EM167204	EM167025/ EM167103	DV005001/ DV005002	SW006006	SW006005	SW007002	PIC16C63, 65, 65A, 73, 73A, 74, 74A
DV003001	DV162003	DV007003	EM167202	EM167023/ EM167109	DV005001/ DV005002	SW006006	SW006005	SW007002	PIC16C620, 621, 622
DV003001	DV162002	DV007003	EM167203	EM167025/ EM167103	DV005001/ DV005002	SW006006	SW006005	SW007002	PIC16C62, 62A, 64, 64A
DV003001	DV162003	DV007003	EM167205	EM167021/ N/A	DV005001/ DV005002	SW006006	SW006005	SW007002	PIC16C61
DV003001	Ι	DV007003	1	EM167033/ EM167113	DV005001/ DV005002	I	SW006005	SW007002	PIC16C554, 556, 558
DV003001	DV162003	DV007003	EM167201	EM167015/ EM167101	DV005001/ DV005002	SW006006	SW006005	SW007002	PIC16C52, 54, 54A, 55, 56, 57, 58A
DV003001	Ι	DV007003	I	EM147001/ EM147101	1	1	SW006005	SW007002	PIC14000
DV003001	Ι	DV007003	1	EM167015/ EM167101	1	I	SW006005	SW007002	PIC12C508, 509
Universal Dev. Kit	Dev. Kit	Microchip Programmer	In-Circuit Emulator	In-Circuit Emulator	Fuzzy Logic Dev. Tool	Code Generator	-	Development Environment	
PICSTART® Plus Low-Cost	PICSTART® Lite	****PRO MATE TM Il Universal	ICEPIC Low-Cost	*** PICMASTER®/ PICMASTER-CE	fuzzyTECH®-MP Explorer/Edition	MP-DriveWay Applications	MPLAB™ C Compiler	** MPLAB™ Integrated	Product

TABLE 16-1: DEVELOPMENT TOOLS FROM MICROCHIP

PIC17C4X

Applicable Devices 42 R42 42A 43 R43 44

18.0 PIC17C42 DC AND AC CHARACTERISTICS

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are ensured to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation.

TABLE 18-1: PIN CAPACITANCE PER PACKAGE TYPE

Din Nama		Typical Capa	acitance (pF)	
	40-pin DIP	44-pin PLCC	44-pin MQFP	44-pin TQFP
All pins, except MCLR, VDD, and Vss	10	10	10	10
MCLR pin	20	20	20	20

FIGURE 18-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE



PIC17C4X



Applicable Devices 42 R42 42A 43 R43 44





APPENDIX C: WHAT'S NEW

The structure of the document has been made consistent with other data sheets. This ensures that important topics are covered across all PIC16/17 families. Here is an overview of new features.

Added the following devices:

PIC17CR42

PIC17C42A

PIC17CR43

A 33 MHz option is now available.

APPENDIX D: WHAT'S CHANGED

To make software more portable across the different PIC16/17 families, the name of several registers and control bits have been changed. This allows control bits that have the same function, to have the same name (regardless of processor family). Care must still be taken, since they may not be at the same special function register address. The following shows the register and bit names that have been changed:

Old Name	New Name
TX8/9	TX9
RC8/9	RX9
RCD8	RX9D
TXD8	TX9D

Instruction DECFSNZ corrected to DCFSNZ

Instruction INCFSNZ corrected to INFSNZ

Enhanced discussion on PWM to include equation for determining bits of PWM resolution.

Section 13.2.2 and 13.3.2 have had the description of updating the FERR and RX9 bits enhanced.

The location of configuration bit PM2 was changed (Figure 6-1 and Figure 14-1).

Enhanced description of the operation of the INTSTA register.

Added note to discussion of interrupt operation.

Tightened electrical spec D110.

Corrected steps for setting up USART Asynchronous Reception.

E.6 **PIC16C8X Family of Devices**



÷ Note

APPENDIX F: ERRATA FOR PIC17C42 SILICON

The PIC17C42 devices that you have received have the following anomalies. At present there is no intention for future revisions to the present PIC17C42 silicon. If these cause issues for the application, it is recommended that you select the PIC17C42A device.

Note: New designs should use the PIC17C42A.

 When the Oscillator Start-Up Timer (OST) is enabled (in LF or XT oscillator modes), any interrupt that wakes the processor may cause a WDT reset. This occurs when the WDT is greater than or equal to 50% time-out period when the SLEEP instruction is executed. This will not occur in either the EC or RC oscillator modes.

Work-arounds

- Always ensure that the CLRWDT instruction is executed before the WDT increments past 50% of the WDT period. This will keep the "false" WDT reset from occurring.
- b) When using the WDT as a normal timer (WDT disabled), ensure that the WDT is less than or equal to 50% time-out period when the SLEEP instruction is executed. This can be done by monitoring the TO bit for changing state from set to clear. Example 1 shows putting the PIC17C42 to sleep.

EXAMPLE F-1: PIC17C42 TO SLEEP

	BTFSS	CPUSTA,	то	;	TO = 0?
	CLRWDT			;	YES, WDT = 0
LOOP	BTFSC	CPUSTA,	то	;	WDT rollover?
	GOTO	LOOP		;	NO, Wait
	SLEEP			;	YES, goto Sleep

2. When the clock source of Timer1 or Timer2 is selected to external clock, the overflow interrupt flag will be set twice, once when the timer equals the period, and again when the timer value is reset to 0h. If the latency to clear TMRxIF is greater than the time to the next clock pulse, no problems will be noticed. If the latency is less than the time to the next timer clock pulse, the interrupt will be serviced twice.

Work-arounds

- a) Ensure that the timer has rolled over to 0h before clearing the flag bit.
- b) Clear the timer in software. Clearing the timer in software causes the period to be one count less than expected.

Design considerations

The device must not be operated outside of the specified voltage range. An external reset circuit must be used to ensure the device is in reset when a brown-out occurs or the VDD rise time is too long. Failure to ensure that the device is in reset when device voltage is out of specification may cause the device to lock-up and ignore the $\overline{\text{MCLR}}$ pin.

Note the following details of the code protection feature on PICmicro[®] MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoq® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.