



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	8MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	8KB (4K x 16)
Program Memory Type	OTP
EEPROM Size	
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	44-MQFP (10×10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17lc43-08i-pq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Table of Contents**

1.0	Overview	5
2.0	PIC17C4X Device Varieties	7
3.0	Architectural Overview	9
4.0	Reset	15
5.0	Interrupts	21
6.0	Memory Organization	29
7.0	Table Reads and Table Writes	43
8.0	Hardware Multiplier	49
9.0	I/O Ports	53
10.0	Overview of Timer Resources	
11.0	Timer0	
12.0	Timer1, Timer2, Timer3, PWMs and Captures	
13.0	Universal Synchronous Asynchronous Receiver Transmitter (USART) Module	83
14.0	Special Features of the CPU	99
15.0	Instruction Set Summary	107
16.0	Development Support	143
17.0	PIC17C42 Electrical Characteristics	
18.0	PIC17C42 DC and AC Characteristics	
19.0	PIC17CR42/42A/43/R43/44 Electrical Characteristics	175
20.0	PIC17CR42/42A/43/R43/44 DC and AC Characteristics	
21.0	Packaging Information	205
111-	dix A: Modifications	
	dix B: Compatibility	
Appen	dix C: What's New	212
Appen	dix D: What's Changed	212
	dix E: PIC16/17 Microcontrollers	
	dix F: Errata for PIC17C42 Silicon	
PIC17	C4X Product Identification System	237

For register and module descriptions in this data sheet, device legends show which devices apply to those sections. For example, the legend below shows that some features of only the PIC17C43, PIC17C43, PIC17C44 are described in this section.

#### Applicable Devices 42 R42 42A 43 R43 44

# To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error from the previous version of the PIC17C4X Data Sheet (Literature Number DS30412B), please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

To assist you in the use of this document, Appendix C contains a list of new information in this data sheet, while Appendix D contains information that has changed

NOTES:

## 5.3 <u>Peripheral Interrupt Request Register</u> (PIR)

This register contains the individual flag bits for the peripheral interrupts.

**Note:** These bits will be set by the specified condition, even if the corresponding interrupt enable bit is cleared (interrupt disabled), or the GLINTD bit is set (all interrupts disabled). Before enabling an interrupt, the user may wish to clear the interrupt flag to ensure that the program does not immediately branch to the peripheral interrupt service routine.

# FIGURE 5-4: PIR REGISTER (ADDRESS: 16h, BANK 1)

	0 R/W-0 R/W-0 R/W-0 R/W-0 R-1 R-0
RBIF	
bit7	bit0 W = Writable bit -n = Value at POR reset
bit 7:	<b>RBIF</b> : PORTB Interrupt on Change Flag bit 1 = One of the PORTB inputs changed (Software must end the mismatch condition) 0 = None of the PORTB inputs have changed
bit 6:	TMR3IF: Timer3 Interrupt Flag bit If Capture1 is enabled (CA1/PR3 = 1) 1 = Timer3 overflowed 0 = Timer3 did not overflow
	If Capture1 is disabled (CA1/ $\overline{PR3}$ = 0) 1 = Timer3 value has rolled over to 0000h from equalling the period register (PR3H:PR3L) value 0 = Timer3 value has not rolled over to 0000h from equalling the period register (PR3H:PR3L) value
bit 5:	<b>TMR2IF</b> : Timer2 Interrupt Flag bit 1 = Timer2 value has rolled over to 0000h from equalling the period register (PR2) value 0 = Timer2 value has not rolled over to 0000h from equalling the period register (PR2) value
bit 4:	<b>TMR1IF</b> : Timer1 Interrupt Flag bit If Timer1 is in 8-bit mode (T16 = 0) 1 = Timer1 value has rolled over to 0000h from equalling the period register (PR) value 0 = Timer1 value has not rolled over to 0000h from equalling the period register (PR2) value
	If Timer1 is in 16-bit mode (T16 = 1) 1 = TMR1:TMR2 value has rolled over to 0000h from equalling the period register (PR1:PR2) value 0 = TMR1:TMR2 value has not rolled over to 0000h from equalling the period register (PR1:PR2) value
bit 3:	<b>CA2IF</b> : Capture2 Interrupt Flag bit 1 = Capture event occurred on RB1/CAP2 pin 0 = Capture event did not occur on RB1/CAP2 pin
bit 2:	<b>CA1IF</b> : Capture1 Interrupt Flag bit 1 = Capture event occurred on RB0/CAP1 pin 0 = Capture event did not occur on RB0/CAP1 pin
bit 1:	<b>TXIF</b> : USART Transmit Interrupt Flag bit 1 = Transmit buffer is empty 0 = Transmit buffer is full
bit 0:	RCIF: USART Receive Interrupt Flag bit 1 = Receive buffer is full 0 = Receive buffer is empty

## 5.9 Context Saving During Interrupts

During an interrupt, only the returned PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt; e.g. WREG, ALUSTA and the BSR registers. This requires implementation in software. Example 5-1 shows the saving and restoring of information for an interrupt service routine. The PUSH and POP routines could either be in each interrupt service routine or could be subroutines that were called. Depending on the application, other registers may also need to be saved, such as PCLATH.

## EXAMPLE 5-1: SAVING STATUS AND WREG IN RAM

; must ; 8 loc ; the M ; bits, ;	<pre>; The addresses that are used to store the CPUSTA and WREG values ; must be in the data memory address range of 18h - 1Fh. Up to ; 8 locations can be saved and restored using ; the MOVFP instruction. This instruction neither affects the status ; bits, nor corrupts the WREG register. ;</pre>										
; PUSH	MOVFP MOVFP MOVFP	,	; Save ALUSTA								
ISR	:		; This is the interrupt service routine								
POP	MOVFP MOVFP MOVFP RETFIE	TEMP_W, WREG TEMP_STATUS, ALUSTA TEMP_BSR, BSR									

# 9.0 I/O PORTS

The PIC17C4X devices have five I/O ports, PORTA through PORTE. PORTB through PORTE have a corresponding Data Direction Register (DDR), which is used to configure the port pins as inputs or outputs. These five ports are made up of 33 I/O pins. Some of these ports pins are multiplexed with alternate functions.

PORTC, PORTD, and PORTE are multiplexed with the system bus. These pins are configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, these pins are general purpose I/O.

PORTA and PORTB are multiplexed with the peripheral features of the device. These peripheral features are:

- Timer modules
- Capture module
- PWM module
- USART/SCI module
- External Interrupt pin

When some of these peripheral modules are turned on, the port pin will automatically configure to the alternate function. The modules that do this are:

- PWM module
- USART/SCI module

When a pin is automatically configured as an output by a peripheral module, the pins data direction (DDR) bit is unknown. After disabling the peripheral module, the user should re-initialize the DDR bit to the desired configuration.

The other peripheral modules (which require an input) must have their data direction bit configured appropriately.

**Note:** A pin that is a peripheral input, can be configured as an output (DDRx<y> is cleared). The peripheral events will be determined by the action output on the port pin.

## 9.1 PORTA Register

PORTA is a 6-bit wide latch. PORTA does not have a corresponding Data Direction Register (DDR).

Reading PORTA reads the status of the pins.

The RA1 pin is multiplexed with TMR0 clock input, and RA4 and RA5 are multiplexed with the USART functions. The control of RA4 and RA5 as outputs is automatically configured by the USART module.

9.1.1 USING RA2, RA3 AS OUTPUTS

The RA2 and RA3 pins are open drain outputs. To use the RA2 or the RA3 pin(s) as output(s), simply write to the PORTA register the desired value. A '0' will cause the pin to drive low, while a '1' will cause the pin to float (hi-impedance). An external pull-up resistor should be used to pull the pin high. Writes to PORTA will not affect the other pins.

Note:	When using the RA2 or RA3 pin(s) as out- put(s), read-modify-write instructions (such as BCF, BSF, BTG) on PORTA are not rec- ommended. Such operations read the port pins, do the desired operation, and then write this value to the data latch. This may inadvertently cause the RA2 or RA3 pins to switch from input to output (or vice-versa). It is recommended to use a shadow regis- ter for PORTA. Do the bit operations on this shadow register and then move it to PORTA.

### FIGURE 9-1: RA0 AND RA1 BLOCK DIAGRAM



Example 9-1 shows the instruction sequence to initialize PORTB. The Bank Select Register (BSR) must be selected to Bank 0 for the port to be initialized.

## EXAMPLE 9-1: INITIALIZING PORTB

MOVLB	0	;	Select Bank 0
CLRF	PORTB	;	Initialize PORTB by clearing
		;	output data latches
MOVLW	0xCF	;	Value used to initialize
		;	data direction
MOVWF	DDRB	;	Set RB<3:0> as inputs
		;	RB<5:4> as outputs
		;	RB<7:6> as inputs

Name	Bit	Buffer Type	Function
RB0/CAP1	bit0	ST	Input/Output or the RB0/CAP1 input pin. Software programmable weak pull- up and interrupt on change features.
RB1/CAP2	bit1	ST	Input/Output or the RB1/CAP2 input pin. Software programmable weak pull- up and interrupt on change features.
RB2/PWM1	bit2	ST	Input/Output or the RB2/PWM1 output pin. Software programmable weak pull-up and interrupt on change features.
RB3/PWM2	bit3	ST	Input/Output or the RB3/PWM2 output pin. Software programmable weak pull-up and interrupt on change features.
RB4/TCLK12	bit4	ST	Input/Output or the external clock input to Timer1 and Timer2. Software pro- grammable weak pull-up and interrupt on change features.
RB5/TCLK3	bit5	ST	Input/Output or the external clock input to Timer3. Software programmable weak pull-up and interrupt on change features.
RB6	bit6	ST	Input/Output pin. Software programmable weak pull-up and interrupt on change features.
RB7	bit7	ST	Input/Output pin. Software programmable weak pull-up and interrupt on change features.

## TABLE 9-3: PORTB FUNCTIONS

Legend: ST = Schmitt Trigger input.

## TABLE 9-4: REGISTERS/BITS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
12h, Bank 0	PORTB	PORTB d	ata latch		xxxx xxxx	uuuu uuuu					
11h, Bank 0	DDRB	Data dired	ction registe	er for PORTE	5					1111 1111	1111 1111
10h, Bank 0	PORTA	RBPU	_	RA5	RA4	RA3	RA2	RA1/T0CKI	RA0/INT	0-xx xxxx	0-uu uuuu
06h, Unbanked	CPUSTA	_	_	STKAV	GLINTD	TO	PD	_	_	11 11	11 qq
07h, Unbanked	INTSTA	PEIF	<b>T0CKIF</b>	T0IF	INTF	PEIE	T0CKIE	T0IE	INTE	0000 0000	0000 0000
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = Value depends on condition.

Shaded cells are not used by PORTB.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

# TABLE 9-5: PORTC FUNCTIONS

Name	Bit	Buffer Type	Function
RC0/AD0	bit0	TTL	Input/Output or system bus address/data pin.
RC1/AD1	bit1	TTL	Input/Output or system bus address/data pin.
RC2/AD2	bit2	TTL	Input/Output or system bus address/data pin.
RC3/AD3	bit3	TTL	Input/Output or system bus address/data pin.
RC4/AD4	bit4	TTL	Input/Output or system bus address/data pin.
RC5/AD5	bit5	TTL	Input/Output or system bus address/data pin.
RC6/AD6	bit6	TTL	Input/Output or system bus address/data pin.
RC7/AD7	bit7	TTL	Input/Output or system bus address/data pin.

Legend: TTL = TTL input.

# TABLE 9-6: REGISTERS/BITS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
11h, Bank 1	PORTC	RC7/ AD7	RC6/ AD6	RC5/ AD5	RC4/ AD4	RC3/ AD3	RC2/ AD2	RC1/ AD1	RC0/ AD0	xxxx xxxx	uuuu uuuu
10h, Bank 1	DDRC	Data dired	ction registe	1111 1111	1111 1111						

Legend: x = unknown, u = unchanged.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

## TABLE 9-9: PORTE FUNCTIONS

Name	Bit	Buffer Type	Function						
RE0/ALE	bit0	TTL	Input/Output or system bus Address Latch Enable (ALE) control pin.						
RE1/OE	bit1	TTL	Input/Output or system bus Output Enable (OE) control pin.						
RE2/WR	bit2	TTL	Input/Output or system bus Write (WR) control pin.						

Legend: TTL = TTL input.

## TABLE 9-10: REGISTERS/BITS ASSOCIATED WITH PORTE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
15h, Bank 1	PORTE	—	—	—	—	_	RE2/WR	RE1/OE	RE0/ALE	xxx	uuu
14h, Bank 1	DDRE         Data direction register for PORTE										111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTE.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

# 12.0 TIMER1, TIMER2, TIMER3, PWMS AND CAPTURES

The PIC17C4X has a wealth of timers and time-based functions to ease the implementation of control applications. These time-base functions include two PWM outputs and two Capture inputs.

Timer1 and Timer2 are two 8-bit incrementing timers, each with a period register (PR1 and PR2 respectively) and separate overflow interrupt flags. Timer1 and Timer2 can operate either as timers (increment on internal Fosc/4 clock) or as counters (increment on falling edge of external clock on pin RB4/TCLK12). They are also software configurable to operate as a single 16-bit timer. These timers are also used as the time-base for the PWM (pulse width modulation) module. Timer3 is a 16-bit timer/counter consisting of the TMR3H and TMR3L registers. This timer has four other associated registers. Two registers are used as a 16-bit period register or a 16-bit Capture1 register (PR3H/CA1H:PR3L/CA1L). The other two registers are strictly the Capture2 registers (CA2H:CA2L). Timer3 is the time-base for the two 16-bit captures.

TMR3 can be software configured to increment from the internal system clock or from an external signal on the RB5/TCLK3 pin.

Figure 12-1 and Figure 12-2 are the control registers for the operation of Timer1, Timer2, and Timer3, as well as PWM1, PWM2, Capture1, and Capture2.

# FIGURE 12-1: TCON1 REGISTER (ADDRESS: 16h, BANK 3)

bit7	I CA2ED0 CA1ED1 CA1ED0 T16 TMR3CS TMR2CS TMR1CS bit0	R = Readable bit W = Writable bit -n = Value at POR reset
bit 7-6:	<ul> <li>CA2ED1:CA2ED0: Capture2 Mode Select bits</li> <li>00 = Capture on every falling edge</li> <li>01 = Capture on every rising edge</li> <li>10 = Capture on every 4th rising edge</li> <li>11 = Capture on every 16th rising edge</li> </ul>	
bit 5-4:	<b>CA1ED1:CA1ED0</b> : Capture1 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge	
bit 3:	<b>T16</b> : Timer1:Timer2 Mode Select bit 1 = Timer1 and Timer2 form a 16-bit timer 0 = Timer1 and Timer2 are two 8-bit timers	
bit 2:	<b>TMR3CS</b> : Timer3 Clock Source Select bit 1 = TMR3 increments off the falling edge of the RB5/TCLK3 pin 0 = TMR3 increments off the internal clock	
bit 1:	<b>TMR2CS</b> : Timer2 Clock Source Select bit 1 = TMR2 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR2 increments off the internal clock	
bit 0:	<b>TMR1CS</b> : Timer1 Clock Source Select bit 1 = TMR1 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR1 increments off the internal clock	

# FIGURE 12-2: TCON2 REGISTER (ADDRESS: 17h, BANK 3)

R - 0	R - 0 R/W - 0
	F CA10VF PWM20N PWM10N CA1/PR3 TMR30N TMR20N TMR10N R = Readable bit
bit7	bit0 W = Writable bit
	-n = Value at POR reset
bit 7:	<ul> <li>CA2OVF: Capture2 Overflow Status bit</li> <li>This bit indicates that the capture value had not been read from the capture register pair (CA2H:CA2L)</li> <li>before the next capture event occurred. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the Timer3 value until the capture register has been read (both bytes).</li> <li>1 = Overflow occurred on Capture2 register</li> <li>0 = No overflow occurred on Capture2 register</li> </ul>
bit 6:	<b>CA1OVF</b> : Capture1 Overflow Status bit This bit indicates that the capture value had not been read from the capture register pair (PR3H/CA2H:PR3L/CA2L) before the next capture event occurred. The capture register retains the old- est unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture1 register 0 = No overflow occurred on Capture1 register
bit 5:	<b>PWM2ON</b> : PWM2 On bit 1 = PWM2 is enabled (The RB3/PWM2 pin ignores the state of the DDRB<3> bit) 0 = PWM2 is disabled (The RB3/PWM2 pin uses the state of the DDRB<3> bit for data direction)
bit 4:	<b>PWM1ON</b> : PWM1 On bit 1 = PWM1 is enabled (The RB2/PWM1 pin ignores the state of the DDRB<2> bit) 0 = PWM1 is disabled (The RB2/PWM1 pin uses the state of the DDRB<2> bit for data direction)
bit 3:	<b>CA1/PR3</b> : CA1/PR3 Register Mode Select bit 1 = Enables Capture1 (PR3H/CA1H:PR3L/CA1L is the Capture1 register. Timer3 runs without a period register) 0 = Enables the Period register (PR3H/CA1H:PR3L/CA1L is the Period register for Timer3)
bit 2:	TMR3ON: Timer3 On bit 1 = Starts Timer3 0 = Stops Timer3
bit 1:	<b>TMR2ON</b> : Timer2 On bit This bit controls the incrementing of the Timer2 register. When Timer2:Timer1 form the 16-bit timer (T16 is set), TMR2ON must be set. This allows the MSB of the timer to increment. 1 = Starts Timer2 (Must be enabled if the T16 bit (TCON1<3>) is set) 0 = Stops Timer2
bit 0:	TMR1ON: Timer1 On bit <u>When T16 is set (in 16-bit Timer Mode)</u> 1 = Starts 16-bit Timer2:Timer1 0 = Stops 16-bit Timer2:Timer1
	<u>When T16 is clear (in 8-bit Timer Mode)</u> 1 = Starts 8-bit Timer1 0 = Stops 8-bit Timer1
	•

#### 12.2.3 EXTERNAL CLOCK INPUT FOR TIMER3

When TMR3CS is set, the 16-bit TMR3 increments on the falling edge of clock input TCLK3. The input on the RB5/TCLK3 pin is sampled and synchronized by the internal phase clocks twice every instruction cycle. This causes a delay from the time a falling edge appears on TCLK3 to the time TMR3 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section. Figure 12-9 shows the timing diagram when operating from an external clock.

#### 12.2.4 READING/WRITING TIMER3

Since Timer3 is a 16-bit timer and only 8-bits at a time can be read or written, care should be taken when reading or writing while the timer is running. The best method to read or write the timer is to stop the timer, perform any read or write operation, and then restart Timer3 (using the TMR3ON bit). However, if it is necessary to keep Timer3 free-running, care must be taken. For writing to the 16-bit TMR3, Example 12-2 may be used. For reading the 16-bit TMR3, Example 12-3 may be used. Interrupts must be disabled during this routine.

### EXAMPLE 12-2: WRITING TO TMR3

BSF CPUSTA, GLINTD ;Disable interrupt MOVFP RAM\_L, TMR3L ; MOVFP RAM\_H, TMR3H ; BCF CPUSTA, GLINTD ;Done,enable interrupt

#### **EXAMPLE 12-3: READING FROM TMR3**

MOVPF TMR3L, TMPLO ;read low t MOVPF TMR3H, TMPHI ;read high MOVFP TMPLO, WREG ;tmplo -> w	tmr0
CPFSLT TMR3L, WREG ;tmr0l < wr	eg?
RETURN ;no then re	eturn
MOVPF TMR3L, TMPLO ;read low t	.mr0
MOVPF TMR3H, TMPHI ;read high	tmr0
RETURN ; return	



## FIGURE 12-9: TMR1, TMR2, AND TMR3 OPERATION IN EXTERNAL CLOCK MODE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 0	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC		—	TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG	Baud rate	generator	register						xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous master reception.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

Table 15-2 lists the instructions recognized by the MPASM assembler.

Note 1:	Any unused opcode is Reserved. Use of
	any reserved opcode may cause unex-
	pected operation.

**Note 2:** The shaded instructions are not available in the PIC17C42

All instruction examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

To represent a binary number:

0000 0100b

where b signifies a binary string.

## FIGURE 15-1: GENERAL FORMAT FOR INSTRUCTIONS



## 15.1 <u>Special Function Registers as</u> <u>Source/Destination</u>

The PIC17C4X's orthogonal instruction set allows read and write of all file registers, including special function registers. There are some special situations the user should be aware of:

#### 15.1.1 ALUSTA AS DESTINATION

If an instruction writes to ALUSTA, the Z, C, DC and OV bits may be set or cleared as a result of the instruction and overwrite the original data bits written. For example, executing CLRF ALUSTA will clear register ALUSTA, and then set the Z bit leaving 0000 0100b in the register.

### 15.1.2 PCL AS SOURCE OR DESTINATION

Read, write or read-modify-write on PCL may have the following results:

Read PC:	$PCH \to PCLATH; PCL \to dest$
Write PCL:	PCLATH $\rightarrow$ PCH; 8-bit destination value $\rightarrow$ PCL
Read-Modify-Write:	$PCL \rightarrow ALU$ operand $PCLATH \rightarrow PCH$ ; 8-bit result $\rightarrow PCL$

Where PCH = program counter high byte (not an addressable register), PCLATH = Program counter high holding latch, dest = destination, WREG or f.

#### 15.1.3 BIT MANIPULATION

All bit manipulation instructions are done by first reading the entire register, operating on the selected bit and writing the result back (read-modify-write). The user should keep this in mind when operating on special function registers, such as ports.

# PIC17C4X

ADDLW	ADD Lite	ral to W	REG			
Syntax:	[label] A	DLW	k			
Operands:	$0 \le k \le 25$	$0 \le k \le 255$				
Operation:	(WREG) + k $\rightarrow$ (WREG)					
Status Affected:	OV, C, DC	C, Z				
Encoding:	1011	0001	kkkk	kkkk		
Description:	The conten 8-bit literal WREG.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	3	Q4		
Decode	Read literal 'k'	Execu		Vrite to WREG		
Example:	ADDLW	0x15				
Before Instruc WREG =						

ADDWF	ADD WRE	EG to f				
Syntax:	[ <i>label</i> ] A[	DDWF 1	f,d			
Operands:	$0 \le f \le 255$ $d \in [0,1]$	5				
Operation:	(WREG) +	(WREG) + (f) $\rightarrow$ (dest)				
Status Affected:	OV, C, DC	, Z				
Encoding:	0000	111d	ffff	ffff		
Description:	result is sto	Add WREG to register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'.				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read register 'f'	Execute	·   ·	/rite to stination		
Example:	ADDWF	REG, 0				
Before Instru WREG REG	iction = 0x17 = 0xC2					
After Instruct WREG REG	tion = 0xD9 = 0xC2					

After Instruction WREG = 0x25 MPASM allow full symbolic debugging from the Microchip Universal Emulator System (PICMASTER).

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PIC16/17. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

# 16.11 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16/17 series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/ output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

# 16.12 C Compiler (MPLAB-C)

The MPLAB-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC16/17 family of micro-controllers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display (PICMASTER emulator software versions 1.13 and later).

## 16.13 <u>Fuzzy Logic Development System</u> (*fuzzy*TECH-MP)

*fuzzy*TECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, *fuzzy*TECH-MP, edition for implementing more complex systems.

Both versions include Microchip's *fuzzy*LAB<sup>™</sup> demonstration board for hands-on experience with fuzzy logic systems implementation.

## 16.14 <u>MP-DriveWay™ – Application Code</u> <u>Generator</u>

MP-DriveWay is an easy-to-use Windows-based Application Code Generator. With MP-DriveWay you can visually configure all the peripherals in a PIC16/17 device and, with a click of the mouse, generate all the initialization and many functional code modules in C language. The output is fully compatible with Microchip's MPLAB-C C compiler. The code produced is highly modular and allows easy integration of your own code. MP-DriveWay is intelligent enough to maintain your code through subsequent code generation.

## 16.15 <u>SEEVAL® Evaluation and</u> <u>Programming System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials<sup>™</sup> and secure serials. The Total Endurance<sup>™</sup> Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

## 16.16 <u>TrueGauge<sup>®</sup> Intelligent Battery</u> <u>Management</u>

The TrueGauge development tool supports system development with the MTA11200B TrueGauge Intelligent Battery Management IC. System design verification can be accomplished before hardware prototypes are built. User interface is graphically-oriented and measured data can be saved in a file for exporting to Microsoft Excel.

## 16.17 <u>KEELOQ<sup>®</sup> Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

Droduct	** MDI ADTM		MD-Drivo/Mov		*** DICMACTED®/				DIC CTADT® DI
	Integrated	Compiler	Applications	Explorer/Edition	PICMASTER-CE	Low-Cost		Ultra Low-Cost	Low-Cost
	Development Environment		Code Generator	Fuzzy Logic Dev. Tool	In-Circuit Emulator	In-Circuit Emulator	Microchip Programmer	Dev. Kit	Universal Dev. Kit
PIC12C508, 509	SW007002	SW006005		I	EM167015/ EM167101	1	DV007003	1	DV003001
PIC14000	SW007002	SW006005		I	EM147001/ EM147101	1	DV007003	I	DV003001
PIC16C52, 54, 54A, 55, 56, 57, 58A	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167015/ EM167101	EM167201	DV007003	DV162003	DV003001
PIC16C554, 556, 558	SW007002	SW006005		DV005001/ DV005002	EM167033/ EM167113	1	DV007003	I	DV003001
PIC16C61	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167021/ N/A	EM167205	DV007003	DV162003	DV003001
PIC16C62, 62A, 64, 64A	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167025/ EM167103	EM167203	DV007003	DV162002	DV003001
PIC16C620, 621, 622	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167023/ EM167109	EM167202	DV007003	DV162003	DV003001
PIC16C63, 65, 65A, 73, 73A, 74, 74A	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167025/ EM167103	EM167204	DV007003	DV162002	DV003001
PIC16C642, 662*	SW007002	SW006005		I	EM167035/ EM167105	1	DV007003	DV162002	DV003001
PIC16C71	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167027/ EM167105	EM167205	DV007003	DV162003	DV003001
PIC16C710, 711	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167027/ EM167105	1	DV007003	DV162003	DV003001
PIC16C72	SW007002	SW006005	SW006006	I	EM167025/ EM167103	1	DV007003	DV162002	DV003001
PIC16F83	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167029/ EM167107	1	DV007003	DV162003	DV003001
PIC16C84	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167029/ EM167107	EM167206	DV007003	DV162003	DV003001
PIC16F84	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167029/ EM167107		DV007003	DV162003	DV003001
PIC16C923, 924*	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167031/ EM167111		DV007003	I	DV003001
PIC17C42, 42A, 43, 44	SW007002	SW006005	SW006006	DV005001/ DV005002	EM177007/ EM177107	1	DV007003	I	DV003001
*Contact Microchip Technology for availability date **MPLAB Integrated Development Environment includes MPLAB-SIM Simulator and MPASM Assembler	innology for avails velopment Enviro	ability date inment includes	s MPLAB-SIM Sii	mulator and	***All PICMASTER and PICMASTER-CE ordering part numbers above include PRO MATE II programmer ****PRO MATE socket modules are ordered separately. See development systems ordering guide for specific ordering part numbers	and PICMAST rogrammer at modules are or specific orde	II PICMASTER and PICMASTER-CE ordering par PRO MATE II programmer RO MATE socket modules are ordered separately. ordering guide for specific ordering part numbers	***All PICMASTER and PICMASTER-CE ordering part numbers above include PRO MATE II programmer **PRO MATE socket modules are ordered separately. See development system ordering guide for specific ordering part numbers	lude stems
Product	TRUEGAUGI	<b>TRUEGAUGE®</b> Development Kit		<b>SEEVAL® Designers Kit</b>	Hopping Code Security Programmer Kit	Security Prog		Hopping Code Security Eval/Demo Kit	ity Eval/Demo Kit
All 2 wire and 3 wire Serial EEPROM's		N/A		DV243001		N/A		N/A	
MTA11200B		DV114001		N/A		N/A		N/A	
HCS200, 300, 301 *		N/A	_	N/A	-	PG306001		DM303001	001

# TABLE 16-1: DEVELOPMENT TOOLS FROM MICROCHIP

PIC17C4X

# PIC17C4X

# Applicable Devices 42 R42 42A 43 R43 44

# FIGURE 18-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



## FIGURE 18-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



# Applicable Devices 42 R42 42A 43 R43 44

# FIGURE 18-17: IOL vs. VOL, VDD = 5V







# PIC17C4X

# Applicable Devices 42 R42 42A 43 R43 44

# FIGURE 20-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



## FIGURE 20-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



Asynchronous Master Transmission90
Asynchronous Reception92
Back to Back Asynchronous Master Transmission 90
Interrupt (INT, TMR0 Pins)26
PIC17C42 Capture159
PIC17C42 CLKOUT and I/O 156
PIC17C42 Memory Interface Read 162
PIC17C42 Memory Interface Write 161
PIC17C42 PWM Timing159
PIC17C42 RESET, Watchdog Timer, Oscillator
Start-up Timer and Power-up Timer
PIC17C42 Timer0 Clock
PIC17C42 Timer1, Timer2 and Timer3 Clock 158
PIC17C42 USART Module, Synchronous
Receive
PIC17C42 USART Module, Synchronous
Transmission
PIC17C43/44 Capture Timing
PIC17C43/44 CLKOUT and I/O
PIC17C43/44 External Clock
PIC17C43/44 Memory Interface Read
PIC17C43/44 Memory Interface Write
PIC17C43/44 PWM Timing
PIC17C43/44 RESET, Watchdog Timer, Oscillator
Start-up Timer and Power-up Timer
PIC17C43/44 Timer0 Clock
PIC17C43/44 Timer1, Timer2 and Timer3 Clock 187
PIC17C43/44 USART Module Synchronous
Receive189
PIC17C43/44 USART Module Synchronous
Transmission
Synchronous Reception95
Synchronous Transmission94
Table Read
Table Read         48           Table Write         46           TMR0         68, 69
Table Read    48      Table Write    46
Table Read         48           Table Write         46           TMR0         68, 69
Table Read         48           Table Write         46           TMR0         68, 69           TMR0 Read/Write in Timer Mode         70
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81Wake-Up from SLEEP105
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         Timing Parameter Symbology       153
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         Timing Parameter Symbology       153         TLRD       44, 135
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         Timing Parameter Symbology       153
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81Wake-Up from SLEEP105Timing Diagrams and Specifications155Timing Parameter Symbology153TLRD44, 135TLWT43, 140TMR0
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         TIRD       44, 135         TLRD       44, 135         TLWT       43, 140         TMR0       16-bit Read       65
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         TLRD       44, 135         TLWT       43, 140         TMR0       69         16-bit Read       69         16-bit Write       69
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         TLRD       44, 135         TLWT       43, 140         TMR0       16-bit Read       69         16-bit Write       69         Clock Timing       156
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         TLRD       44, 135         TLWT       43, 140         TMR0       16-bit Read       66         16-bit Write       66         Clock Timing       155         Module       66
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         TLRD       44, 139         TLWT       43, 140         TMR0       69         16-bit Read       69         16-bit Write       69         Clock Timing       155         Module       68         Operation       68
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         TIRD       44, 139         TLRD       44, 139         TLWT       43, 140         TMR0       66         16-bit Read       69         16-bit Write       69         Clock Timing       155         Module       66         Operation       66         Overview       65
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         TIRD       44, 139         TLRD       44, 139         TLWT       43, 140         TMR0       66         16-bit Read       69         16-bit Write       69         Clock Timing       155         Module       68         Operation       68         Overview       65         Prescaler Assignments       69
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         TIRD       44, 139         TLRD       44, 139         TLWT       43, 140         TMR0       66         16-bit Read       69         16-bit Write       69         Clock Timing       155         Module       68         Operation       68         Overview       65         Prescaler Assignments       69         Read/Write Considerations       69
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         TIMR0       44, 139         TLRD       44, 139         TLWT       43, 140         TMR0       66         16-bit Read       69         16-bit Write       69         Clock Timing       155         Module       68         Operation       68         Overview       65         Prescaler Assignments       69         Read/Write Considerations       69         Read/Write in Timer Mode       70
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         TIMR0       44, 139         TLRD       44, 139         TLWT       43, 140         TMR0       69         16-bit Read       69         16-bit Write       69         Clock Timing       155         Module       68         Operation       68         Overview       65         Prescaler Assignments       69         Read/Write In Timer Mode       70         Timing       68, 69
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         TIMR0       44, 139         TLRD       44, 139         TLWT       43, 140         TMR0       66         16-bit Read       69         16-bit Write       69         Clock Timing       155         Module       68         Operation       68         Overview       65         Prescaler Assignments       69         Read/Write Considerations       69         Read/Write in Timer Mode       70         Timing       68, 69         TMR0 STATUS/Control Register (TOSTA)       38
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         TIMR0       44, 139         TLRD       44, 139         TLWT       43, 140         TMR0       66         16-bit Read       69         16-bit Write       69         Clock Timing       155         Module       68         Operation       68         Overview       65         Prescaler Assignments       69         Read/Write in Timer Mode       70         Timing       68, 69         TMR0 STATUS/Control Register (TOSTA)       36
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         TIMR0       44, 135         TLRD       44, 135         TLWT       43, 140         TMR0       65         16-bit Read       65         16-bit Write       65         Clock Timing       155         Module       65         Operation       66         Overview       65         Prescaler Assignments       65         Read/Write in Timer Mode       70         Timing       68, 69         TMR0 STATUS/Control Register (TOSTA)       36         TMR0L       34
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81Wake-Up from SLEEP105Timing Diagrams and Specifications155TIMING Parameter Symbology153TLRD44, 139TLWT43, 140TMR016-bit Read16-bit Read6916-bit Write69Clock Timing155Module66Operation66Overview65Prescaler Assignments65Read/Write in Timer Mode70Timing68, 69TMR0 STATUS/Control Register (TOSTA)34TMR0L34TMR0L34TMR0L34TMR0L34
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         TIMR0       44, 135         TLRD       44, 135         TLWT       43, 140         TMR0       69         16-bit Read       69         16-bit Write       69         Clock Timing       155         Module       68         Operation       66         Overview       66         Prescaler Assignments       69         Read/Write in Timer Mode       70         Timing       68, 69         TMR0 STATUS/Control Register (TOSTA)       38         TMR0L       34         TMR0L       34
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         TIMR0       44, 135         TLRD       44, 135         TLWT       43, 140         TMR0       69         16-bit Read       69         16-bit Write       69         Clock Timing       155         Module       68         Operation       66         Overview       66         Prescaler Assignments       69         Read/Write in Timer Mode       70         Timing       68, 69         TMR0 STATUS/Control Register (TOSTA)       38         TMR0L       34         TMR0L       34         TMR0L       34         TMR0L       73         Status       73         Status       74         TMR0       34         TMR0L       34         TMR0L
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         TIMR0       44, 135         TLRD       44, 135         TLWT       43, 140         TMR0       65         16-bit Read       69         16-bit Write       69         Clock Timing       155         Module       65         Operation       66         Overview       65         Prescaler Assignments       66         Read/Write in Timer Mode       70         Timing       68, 65         TMR0 H       34         TMR0L       34      <
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         Timing Parameter Symbology       153         TLRD       44, 133         TLWT       43, 140         TMR0       69         16-bit Read       69         16-bit Write       69         Clock Timing       156         Module       66         Operation       66         Prescaler Assignments       69         Read/Write Considerations       69         Read/Write in Timer Mode       70         Timing       68, 69         TMROH       34         TMROL       34         TMROL       34         TMROL       34         Timing       68, 69         Timing       70         Timing       70         Timing       70         Timing       73         TM
Table Read       48         Table Write       46         TMR0       68, 69         TMR0 Read/Write in Timer Mode       70         TMR1, TMR2, and TMR3 in External Clock Mode       80         TMR1, TMR2, and TMR3 in Timer Mode       81         Wake-Up from SLEEP       105         Timing Diagrams and Specifications       155         TIMR0       44, 135         TLRD       44, 135         TLWT       43, 140         TMR0       65         16-bit Read       69         16-bit Write       69         Clock Timing       155         Module       65         Operation       66         Overview       65         Prescaler Assignments       66         Read/Write in Timer Mode       70         Timing       68, 65         TMR0 H       34         TMR0L       34      <

Using with PWM	
TMR1CS	71
TMR1IE	
TMR1IF	
TMR1ON	
TMR2	
8-bit Mode	- /
External Clock Input	
In Timer Mode	
Timing in External Clock Mode	
Two 8-bit Timer/Counter Mode	
Using with PWM	
TMR2CS	
TMR2IE	
TMR2IE	-
TMR20P	
TMR2ON	
Dual Capture1 Register Mode	70
Example, Reading From	
Example, Writing To	
External Clock Input	
In Timer Mode	
One Capture and One Period Reg	
Reading/Writing	
Timing in External Clock Mode	
TMR3CS	,
TMR3H	- /
TMR3IE	
TMR3IF	
TMR3L	
TMR3ON	
<u>TO</u>	
Transmit Status and Control Register .	
TRMT	
TSTFSZ	
Turning on 16-bit Timer	
ТХ9	
TX9d	
TXEN	
TXIE	
TXIF	
TXREG	
TXSTA	19, 34, 92, 96, 98

# U

Upward Compatibility	5
Asynchronous Master Transmission	90
Asynchronous Mode	89
Asynchronous Receive	91
Asynchronous Transmitter	89
Baud Rate Generator	86
Synchronous Master Mode	93
Synchronous Master Reception	95
Synchronous Master Transmission	93
Synchronous Slave Mode	97
Synchronous Slave Transmit	97

# W

Wake-up from SLEEP	105
Nake-up from SLEEP Through Interrupt	105
Natchdog Timer	103