

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

## Details

E·XFI

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	8MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	8KB (4K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17lc43-08i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.0 OVERVIEW

This data sheet covers the PIC17C4X group of the PIC17CXX family of microcontrollers. The following devices are discussed in this data sheet:

- PIC17C42
- PIC17CR42
- PIC17C42A
- PIC17C43
- PIC17CR43
- PIC17C44

The PIC17CR42, PIC17C42A, PIC17C43, PIC17CR43, and PIC17C44 devices include architectural enhancements over the PIC17C42. These enhancements will be discussed throughout this data sheet.

The PIC17C4X devices are 40/44-Pin, EPROM/ROM-based members of the versatile PIC17CXX family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers.

All PIC16/17 microcontrollers employ an advanced RISC architecture. The PIC17CXX has enhanced core features, 16-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 16-bit wide instruction word with a separate 8-bit wide data. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 55 instructions (reduced instruction set) are available in the PIC17C42 and 58 instructions in all the other devices. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance. For mathematical intensive applications all devices, except the PIC17C42, have a single cycle 8 x 8 Hardware Multiplier.

PIC17CXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

PIC17C4X devices have up to 454 bytes of RAM and 33 I/O pins. In addition, the PIC17C4X adds several peripheral features useful in many high performance applications including:

- · Four timer/counters
- Two capture inputs
- Two PWM outputs
- A Universal Synchronous Asynchronous Receiver Transmitter (USART)

These special features reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LF oscillator is for low frequency crystals and minimizes power consumption, XT is a standard crystal, and the EC is for external clock input. The SLEEP (power-down) mode offers additional power saving. The user can wake-up the chip from SLEEP through several external and internal interrupts and device resets.

There are four configuration options for the device operational modes:

- Microprocessor
- Microcontroller
- Extended microcontroller
- Protected microcontroller

The microprocessor and extended microcontroller modes allow up to 64K-words of external program memory.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software malfunction.

Table 1-1 lists the features of the PIC17C4X devices.

A UV-erasable CERDIP-packaged version is ideal for code development while the cost-effective One-Time Programmable (OTP) version is suitable for production in any volume.

The PIC17C4X fits perfectly in applications ranging from precise motor control and industrial process control to automotive, instrumentation, and telecom applications. Other applications that require extremely fast execution of complex software programs or the flexibility of programming the software code as one of the last steps of the manufacturing process would also be well suited. The EPROM technology makes customization of application programs (with unique security codes, combinations, model numbers, parameter storage, etc.) fast and convenient. Small footprint package options make the PIC17C4X ideal for applications with space limitations that require high performance. High speed execution, powerful peripheral features, flexible I/O, and low power consumption all at low cost make the PIC17C4X ideal for a wide range of embedded control applications.

# 1.1 Family and Upward Compatibility

Those users familiar with the PIC16C5X and PIC16CXX families of microcontrollers will see the architectural enhancements that have been implemented. These enhancements allow the device to be more efficient in software and hardware requirements. Please refer to Appendix A for a detailed list of enhancements and modifications. Code written for PIC16C5X or PIC16CXX can be easily ported to PIC17CXX family of devices (Appendix B).

# 1.2 Development Support

The PIC17CXX family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a universal programmer, a "C" compiler, and fuzzy logic support tools.

<sup>© 1996</sup> Microchip Technology Inc.

NOTES:

# 4.0 RESET

The PIC17CXX differentiates between various kinds of reset:

- Power-on Reset (POR)
- MCLR reset during normal operation
- WDT Reset (normal operation)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are forced to a "reset state" on Power-on Reset (POR), on  $\overline{\text{MCLR}}$  or WDT Reset and on  $\overline{\text{MCLR}}$  reset during SLEEP. They are not affected by a WDT Reset during SLEEP, since this reset is viewed as the resumption of normal operation. The  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits are set or cleared differently in different reset situations as indicated in Table 4-3. These bits are used in software to determine the nature of reset. See Table 4-4 for a full description of reset states of all registers.

**Note:** While the device is in a reset state, the internal phase clock is held in the Q1 state. Any processor mode that allows external execution will force the RE0/ALE pin as a low output and the RE1/OE and RE2/WR pins as high outputs.

A simplified block diagram of the on-chip reset circuit is shown in Figure 4-1.

# 4.1 <u>Power-on Reset (POR), Power-up</u> <u>Timer (PWRT), and Oscillator Start-up</u> <u>Timer (OST)</u>


# 4.1.1 POWER-ON RESET (POR)

The Power-on Reset circuit holds the device in reset until VDD is above the trip point (in the range of 1.4V -2.3V). The PIC17C42 does not produce an internal reset when VDD declines. All other devices will produce an internal reset for both rising and falling VDD. To take advantage of the POR, just tie the MCLR/VPP pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A minimum rise time for VDD is required. See Electrical Specifications for details.

# 4.1.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 96 ms time-out (nominal) on power-up. This occurs from rising edge of the POR signal and after the first rising edge of  $\overline{\text{MCLR}}$  (detected high). The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. In most cases the PWRT delay allows the VDD to rise to an acceptable level.

The power-up time delay will vary from chip to chip and to VDD and temperature. See DC parameters for details.



# FIGURE 4-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

© 1996 Microchip Technology Inc.

TABLE 6-3:	SPECIAL FUNCTION REGISTERS
------------	----------------------------

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (3)
Unbank	ed	•				•			•		
00h	INDF0	Uses con	tents of FSI	R0 to addres	s data mem	ory (not a p	hysical regis	ster)			
01h	FSR0	Indirect d	ata memory	address po	inter 0					XXXX XXXX	uuuu uuuu
02h	PCL	Low orde	r 8-bits of P	0000 0000	0000 0000						
03h <sup>(1)</sup>	PCLATH	Holding re	egister for u	0000 0000	uuuu uuuu						
04h	ALUSTA	FS3	FS2	FS1	FS0	OV	Z	DC	С	1111 xxxx	1111 uuuu
05h	TOSTA	INTEDG	TOSE	TOCS	PS3	PS2	PS1	PS0	—	0000 000-	0000 000-
06h <b>(2)</b>	CPUSTA	_	_	STKAV	GLINTD	TO	PD	_	_	11 11	11 qq
07h	INTSTA	PEIF	TOCKIF	T0IF	INTF	PEIE	TOCKIE	TOIE	INTE	0000 0000	0000 0000
08h	INDF1	Uses con	Uses contents of FSR1 to address data memory (not a physical register)								
09h	FSR1	Indirect d	ata memory	xxxx xxxx	uuuu uuuu						
0Ah	WREG	Working register								xxxx xxxx	uuuu uuuu
0Bh	TMR0L	TMR0 register; low byte							xxxx xxxx	uuuu uuuu	
0Ch	TMR0H	TMR0 register; high byte							xxxx xxxx	uuuu uuuu	
0Dh	TBLPTRL	Low byte of program memory table pointer								(4)	(4)
0Eh	TBLPTRH	High byte	High byte of program memory table pointer								(4)
0Fh	BSR	Bank sele	ect register							0000 0000	0000 0000
Bank 0		1								I	
10h	PORTA	RBPU	_	RA5	RA4	RA3	RA2	RA1/T0CKI	RA0/INT	0-xx xxxx	0-uu uuuu
11h	DDRB	Data dire	ction registe	er for PORTE	3					1111 1111	1111 1111
12h	PORTB	PORTB d	ata latch							xxxx xxxx	uuuu uuuu
13h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h	RCREG	Serial por	t receive re	gister						xxxx xxxx	uuuu uuuu
15h	TXSTA	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u
16h	TXREG	Serial por	t transmit re	egister						xxxx xxxx	uuuu uuuu
17h	SPBRG	Baud rate	generator	register						xxxx xxxx	uuuu uuuu
Bank 1											
10h	DDRC	Data dire	ction registe	er for PORT	2					1111 1111	1111 1111
11h	PORTC	RC7/ AD7	RC6/ AD6	RC5/ AD5	RC4/ AD4	RC3/ AD3	RC2/ AD2	RC1/ AD1	RC0/ AD0	xxxx xxxx	uuuu uuuu
12h	DDRD	Data dire	ction registe	er for PORTI	)					1111 1111	1111 1111
4.01-	PORTD	RD7/ AD15	RD6/ AD14	RD5/ AD13	RD4/ AD12	RD3/ AD11	RD2/ AD10	RD1/ AD9	RD0/ AD8	xxxx xxxx	uuuu uuuu
13h		Data dira	ction reaiste	er for PORTE	-			1		111	111
13h 14h	DDRE	Data dire						-			
	DDRE PORTE	Data dire	_	_	_	_	RE2/WR	RE1/OE	RE0/ALE	xxx	uuu
14h		RBIF	— TMR3IF	— TMR2IF	— TMR1IF	— CA2IF	RE2/WR CA1IF	RE1/OE TXIF	RE0/ALE RCIF	xxx 0000 0010	uuu 0000 0010

x = unknown, u = unchanged, - = unimplemented read as '0', q - value depends on condition. Shaded cells are unimplemented, read as '0'. The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose contents are updated Legend: Note 1:

from or transferred to the upper byte of the program counter. The TO and PD status bits in CPUSTA are not affected by a MCLR reset. 2:

3: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

4:

The following values are for both TBLPTRL and TBLPTRH: All PIC17C4X devices (Power-on Reset 0000 0000) and (All other resets 0000 0000) except the PIC17C42 (Power-on Reset xxxx xxxx) and (All other resets uuuu uuuu)

5: The PRODL and PRODH registers are not implemented on the PIC17C42.

# TABLE 9-7: PORTD FUNCTIONS

Name	Bit	Buffer Type	Function
RD0/AD8	bit0	TTL	Input/Output or system bus address/data pin.
RD1/AD9	bit1	TTL	Input/Output or system bus address/data pin.
RD2/AD10	bit2	TTL	Input/Output or system bus address/data pin.
RD3/AD11	bit3	TTL	Input/Output or system bus address/data pin.
RD4/AD12	bit4	TTL	Input/Output or system bus address/data pin.
RD5/AD13	bit5	TTL	Input/Output or system bus address/data pin.
RD6/AD14	bit6	TTL	Input/Output or system bus address/data pin.
RD7/AD15	bit7	TTL	Input/Output or system bus address/data pin.

Legend: TTL = TTL input.

# TABLE 9-8: REGISTERS/BITS ASSOCIATED WITH PORTD


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
13h, Bank 1	PORTD	RD7/ AD15	RD6/ AD14	RD5/ AD13	RD4/ AD12	RD3/ AD11	RD2/ AD10	RD1/ AD9	RD0/ AD8	XXXX XXXX	uuuu uuuu
12h, Bank 1	DDRD	Data direc	ction registe	er for PORTI	5					1111 1111	1111 1111

Legend: x = unknown, u = unchanged.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

NOTES:






Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
05h, Unbanked	TOSTA	INTEDG	T0SE	TOCS	PS3	PS2	PS1	PS0		0000 000-	0000 000-
06h, Unbanked	CPUSTA	—	_	STKAV	GLINTD	TO	PD	_	_	11 11	11 qq
07h, Unbanked	INTSTA	PEIF	TOCKIF	T0IF	INTF	PEIE	<b>T0CKIE</b>	TOIE	INTE	0000 0000	0000 0000
0Bh, Unbanked	TMR0L	TMR0 reg	ister; low byt	e						xxxx xxxx	uuuu uuuu
0Ch, Unbanked	TMR0H	TMR0 reg	ister; high by	/te						xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', g - value depends on condition, Shaded cells are not used by Timer0. Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

# PIC17C4X


BAUD RATE	Fosc = 3	3 MHz	SPBRG value	Fosc = 2	5 MHz	SPBRG value	Fosc = 2	0 MHz	SPBRG value	Fosc = 1	6 MHz	SPBRG value
(K)	KBAUD	%ERROR	(decimal)									
0.3	NA	_	_	NA	_	_	NA	_	_	NA		_
1.2	NA	_	_									
2.4	NA	_	_	NA	_	_	NA	_	_	NA	—	_
9.6	NA	—	—									
19.2	NA	_	—	NA	—	—	19.53	+1.73	255	19.23	+0.16	207
76.8	77.10	+0.39	106	77.16	+0.47	80	76.92	+0.16	64	76.92	+0.16	51
96	95.93	-0.07	85	96.15	+0.16	64	96.15	+0.16	51	95.24	-0.79	41
300	294.64	-1.79	27	297.62	-0.79	20	294.1	-1.96	16	307.69	+2.56	12
500	485.29	-2.94	16	480.77	-3.85	12	500	0	9	500	0	7
HIGH	8250	_	0	6250	_	0	5000	_	0	4000	_	0
LOW	32.22	_	255	24.41	_	255	19.53	_	255	15.625	_	255

BAUD	Fosc = 10 M	Hz	SPBRG	Fosc = 7.159	MHz	SPBRG	SPBRG		
RATE (K)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)
0.3	NA	_	_	NA	_	_	NA	_	_
1.2	NA	_	_	NA	_	_	NA	_	_
2.4	NA	_	_	NA	_	_	NA	_	_
9.6	9.766	+1.73	255	9.622	+0.23	185	9.6	0	131
19.2	19.23	+0.16	129	19.24	+0.23	92	19.2	0	65
76.8	75.76	-1.36	32	77.82	+1.32	22	79.2	+3.13	15
96	96.15	+0.16	25	94.20	-1.88	18	97.48	+1.54	12
300	312.5	+4.17	7	298.3	-0.57	5	316.8	+5.60	3
500	500	0	4	NA	_	_	NA	_	_
HIGH	2500	_	0	1789.8	_	0	1267	_	0
LOW	9.766	—	255	6.991	—	255	4.950	—	255
	Fosc = 3.579	NAL 1-		Fosc = 1 MH	-		Fosc = 32.76	9 VU7	
BAUD	FOSC = 3.579	MHZ	SPBRG		Z	SPBRG	030 = 32.70		SPBRG
BAUD RATE (K)	KBAUD	MHZ %ERROR	SPBRG value (decimal)	KBAUD	2 %ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)
RATE			value			value			value
RATE (K)	KBAUD		value	KBAUD		value	KBAUD	%ERROR	value (decimal)
RATE (K) 0.3	KBAUD		value	KBAUD NA	%ERROR	value (decimal)	KBAUD 0.303	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2	KBAUD NA NA		value	KBAUD NA 1.202	%ERROR 	value (decimal) — 207	KBAUD 0.303 1.170	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4	KBAUD NA NA NA	%ERROR 	value (decimal) — — —	KBAUD NA 1.202 2.404	%ERROR  +0.16 +0.16	value (decimal)  207 103	KBAUD 0.303 1.170 NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6	KBAUD NA NA NA 9.622	%ERROR — — +0.23	value (decimal) — — — 92	KBAUD NA 1.202 2.404 9.615	%ERROR +0.16 +0.16 +0.16	value (decimal) — 207 103 25	KBAUD 0.303 1.170 NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2	KBAUD NA NA 9.622 19.04	%ERROR — — +0.23 -0.83	value (decimal) — — 92 46	KBAUD NA 1.202 2.404 9.615 19.24	%ERROR +0.16 +0.16 +0.16 +0.16	value (decimal) — 207 103 25 12	KBAUD 0.303 1.170 NA NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8	KBAUD NA NA 9.622 19.04 74.57	%ERROR — — +0.23 -0.83 -2.90	value (decimal) — — — 92 46 11	KBAUD NA 1.202 2.404 9.615 19.24 83.34	%ERROR +0.16 +0.16 +0.16 +0.16	value (decimal) — 207 103 25 12	KBAUD 0.303 1.170 NA NA NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96	KBAUD NA NA 9.622 19.04 74.57 99.43	%ERROR — +0.23 -0.83 -2.90 _3.57	value (decimal) — — 92 46 11 8	KBAUD NA 1.202 2.404 9.615 19.24 83.34 NA	%ERROR +0.16 +0.16 +0.16 +0.16	value (decimal) — 207 103 25 12	KBAUD 0.303 1.170 NA NA NA NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300	KBAUD NA NA 9.622 19.04 74.57 99.43 298.3	%ERROR — +0.23 -0.83 -2.90 _3.57	value (decimal) — — 92 46 11 8	KBAUD NA 1.202 2.404 9.615 19.24 83.34 NA NA	%ERROR +0.16 +0.16 +0.16 +0.16	value (decimal) — 207 103 25 12	KBAUD 0.303 1.170 NA NA NA NA NA NA	%ERROR +1.14	value (decimal) 26



# FIGURE 13-5: ASYNCHRONOUS MASTER TRANSMISSION

# FIGURE 13-6: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)



# TABLE 13-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	x00- 0000	0000 -00u
16h, Bank 0	TXREG	Serial port	transmit re	egister						xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG	Baud rate	generator	register						xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for asynchronous transmission.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

# 14.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real time applications. The PIC17CXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- OSC selection
- Reset
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- · Code protection

The PIC17CXX has a Watchdog Timer which can be shut off only through EPROM bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 96 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake from SLEEP through external reset, Watchdog Timer Reset or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LF crystal option saves power. Configuration bits are used to select various options. This configuration word has the format shown in Figure 14-1.

<u>R/P - 1</u> PM2 <sup>(1)</sup>	U - x	U - x	<u>U-x</u>	U - x	U - x	<u>U-x</u>	U - x	
bit15-7			_				bit0	
U - x	R/P - 1	U - x	<u>R/P - 1</u>	R/P - 1	R/P - 1	R/P - 1	R/P - 1	R = Readable bit
 bit15-7	PM1		PM0	WDTPS1	WDTPS0	FOSC1	FOSC0 bit0	P = Programmable bit $P = Programmable bit$ $U = Unimplemented$ $- n = Value for Erased Device$ $(x = unknown)$
bit 15-9:	Unimpler	nented: R	ead as a	'1'				
		rocontrolle ended mic de protect	er mode crocontrol ed microc	ontroller m	ode			
bit 7, 5:	Unimpler	nented: R	ead as a	'0'				
bit 3-2:	11 = WD 10 = WD 01 = WD	Γ enabled Γ enabled Γ enabled	, postscal , postscal , postscal	er = 256				
bit 1-0:	FOSC1:F 11 = EC ( 10 = XT ( 01 = RC ( 00 = LF (	oscillator oscillator oscillator	scillator S	elect bits				

# FIGURE 14-1: CONFIGURATION WORD

<sup>© 1996</sup> Microchip Technology Inc.

# PIC17C4X

BTFSS Bit Test, skip if Set									
Syntax:		[label]	[label] BTFSS f,b						
Operands	8:		$0 \le f \le 127$						
		0 ≤ b < 7	$0 \le b < 7$						
Operation	n:	skip if (f<	:b>) = 1						
Status Af	fected:	None							
Encoding	:	1001	0bbb	ffff	ffff				
Descriptio	on:	If bit 'b' in register 'f' is 1 then the next instruction is skipped. If bit 'b' is 1, then the next instruction fetched during the current instruction exe- cution, is discarded and an NOP is exe- cuted instead, making this a two-cycle							
		instruction		y this a two	J-Cycle				
Words:		1	1						
Cycles:		1(2)							
Q Cycle A	Activity:								
	Q1	Q2	Q3	1	Q4				
De	ecode	Read register 'f'	Execu	ute	NOP				
lf skip:									
	Q1	Q2	Q3		Q4				
Forc	ed NOP	NOP	Execu	ute	NOP				
<u>Example</u> :		HERE FALSE TRUE	BTFSS : :	FLAG,1					
Before Instruction PC = address (HERE)									
After Instruction If FLAG<1> = 0; PC = address (FALSE) If FLAG<1> = 1; PC = address (TRUE)									

BTG	Bit Toggl	e f					
Syntax:	[label] E	[label] BTG f,b					
Operands:	0 ≤ f ≤ 25 0 ≤ b < 7	$0 \le f \le 255$ $0 \le b < 7$					
Operation:	$(\overline{f}) \to$	(f <b>)</b>					
Status Affected:	None						
Encoding:	0011	1bbb	ffff	ffff			
Description:	Bit 'b' in da inverted.	ta memory	location 'f	f' is			
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	(				
				Q4			
Decode	Read register 'f'	Execute	-	Q4 /rite ster 'f'			
Decode Example:	register 'f'	Execute	regi	/rite			
	BTG		regi 4	/rite			

# PIC17C4X

MOVLR	Move Literal to high nibble in BSR						
Syntax:	[ <i>label</i> ] MOVLR k						
Operands:	$0 \le k \le 15$	$0 \le k \le 15$					
Operation:	$k \rightarrow (BSR < 7:4>)$						
Status Affected:	None						
Encoding:	1011 101x kkkk uuuu						
Description:	The 4-bit literal 'k' is loaded into the most significant 4-bits of the Bank Select Register (BSR). Only the high 4-bits of the Bank Select Register are affected. The lower half of the BSR is unchanged. The assembler will encode the "u" fields as 0.						
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2 Q3 Q4						
Decode	Read literal         Execute         Write           'k:u'         literal 'k' to         BSR<7:4>						
Example:	MOVLR 5						
Before Instruction BSR register = 0x22 After Instruction BSR register = 0x52							
Note: This i	instruction is not available in th C42 device.	e					

MOVLW	Move Lite	Move Literal to WREG					
Syntax:	[ label ]	MOVLW	/ k				
Operands:	$0 \le k \le 25$	55					
Operation:	$k \rightarrow (WR)$	EG)					
Status Affected:	None						
Encoding:	1011	0000	kkkł	k kkkk			
Description:	The eight b WREG.	The eight bit literal 'k' is loaded into WREG.					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	3	Q4			
Decode	Read literal 'k'	Execu	ute	Write to WREG			
Example:	MOVLW	0x5A					
After Instruction							


WREG = 0x5A

# TABLE 17-1:CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS<br/>AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)


OSC	PIC17C42-16	PIC17C42-25
RC	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 6 mA max.	IDD: 6 mA max.
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 4 MHz max.	Freq: 4 MHz max.
XT	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 24 mA max.	IDD: 38 mA max.
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 16 MHz max.	Freq: 25 MHz max.
EC	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 24 mA max.	IDD: 38 mA max.
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 16 MHz max.	Freq: 25 MHz max.
LF	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 150 μA max. at 32 kHz (WDT enabled)	IDD: 150 μA max. at 32 kHz (WDT enabled)
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 2 MHz max.	Freq: 2 MHz max.

# FIGURE 17-1: PARAMETER MEASUREMENT INFORMATION

All timings are measure between high and low measurement points as indicated in the figures below.



# FIGURE 17-7: CAPTURE TIMINGS



# TABLE 17-7: CAPTURE REQUIREMENTS


Parameter							
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
50	TccL	Capture1 and Capture2 input low time	10 *	—	—	ns	
51	TccH	Capture1 and Capture2 input high time	10 *	—	_	ns	
52	TccP	Capture1 and Capture2 input period	<u>2 Tcy</u> § N	—	—	ns	N = prescale value (4 or 16)

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

# FIGURE 17-8: PWM TIMINGS



# TABLE 17-8: PWM REQUIREMENTS


Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
53	TccR	PWM1 and PWM2 output rise time	_	10 *	35 *§	ns	
54	TccF	PWM1 and PWM2 output fall time	—	10 *	35 *§	ns	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

# FIGURE 17-9: USART MODULE: SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




# TABLE 17-9: SERIAL PORT SYNCHRONOUS TRANSMISSION REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE) Clock high to data out valid	_	_	65	ns	
121	TckRF	Clock out rise time and fall time (Master Mode)	_	10	35	ns	
122	TdtRF	Data out rise time and fall time		10	35	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# FIGURE 17-10: USART MODULE: SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



# TABLE 17-10: SERIAL PORT SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data hold before CK↓ (DT hold time)	15	_	_	ns	
126	TckL2dtl	Data hold after CK $\downarrow$ (DT hold time)	15	—	_	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


# PIC17C4X

# Applicable Devices 42 R42 42A 43 R43 44

# 19.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2	opS	3. Tcc:st	(I <sup>2</sup> C specifications only)
2. TppS		4. Ts	(I <sup>2</sup> C specifications only)
Т			
F	Frequency	Т	Time
Lowerc	ase symbols (pp) and their meanings:		
рр			
ad	Address/Data	ost	Oscillator Start-Up Timer
al	ALE	pwrt	Power-Up Timer
сс	Capture1 and Capture2	rb	PORTB
ck	CLKOUT or clock	rd	RD
dt	Data in	rw	RD or WR
in	INT pin	tO	TOCKI
io	I/O port	t123	TCLK12 and TCLK3
mc	MCLR	wdt	Watchdog Timer
oe	ŌĒ	wr	WR
os	OSC1		
Upperc	ase symbols and their meanings:		
S			
D	Driven	L	Low
E	Edge	Р	Period
F	Fall	R	Rise
Н	High	V	Valid
1	Invalid (Hi-impedance)	Z	Hi-impedance



# E.7 <u>PIC16C9XX Family Of Devices</u>

# **ON-LINE SUPPORT**

Microchip provides two methods of on-line support. These are the Microchip BBS and the Microchip World Wide Web (WWW) site.

Use Microchip's Bulletin Board Service (BBS) to get current information and help about Microchip products. Microchip provides the BBS communication channel for you to use in extending your technical staff with microcontroller and memory experts.

To provide you with the most responsive service possible, the Microchip systems team monitors the BBS, posts the latest component data and software tool updates, provides technical help and embedded systems insights, and discusses how Microchip products provide project solutions.

The web site, like the BBS, is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

## Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

## ftp.mchip.com/biz/mchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
   Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products

# **Connecting to the Microchip BBS**

Connect worldwide to the Microchip BBS using either the Internet or the CompuServe<sup>®</sup> communications network.

## Internet:

You can telnet or ftp to the Microchip BBS at the address:

### mchipbbs.microchip.com

## **CompuServe Communications Network:**

When using the BBS via the Compuserve Network, in most cases, a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS. There is no charge for connecting to the Microchip BBS. The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allow multiple users various baud rates depending on the local point of access.

The following connect procedure applies in most locations.

- 1. Set your modem to 8-bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- 3. Depress the <Enter> key and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- 4. Type +, depress the <Enter> key and "Host Name:" will appear.
- 5. Type MCHIPBBS, depress the <Enter> key and you will be connected to the Microchip BBS.

In the United States, to find the CompuServe phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with "Host Name:", type NETWORK, depress the <Enter> key and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 723-1550 for your local CompuServe number.

Microchip regularly uses the Microchip BBS to distribute technical information, application notes, source code, errata sheets, bug reports, and interim patches for Microchip systems software products. For each SIG, a moderator monitors, scans, and approves or disapproves files submitted to the SIG. No executable files are accepted from the user community in general to limit the spread of computer viruses.

## Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

960513

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. FlexROM, MPLAB and fuzzyLAB, are trademarks and SQTP is a service mark of Microchip in the U.S.A.

fuzzyTECH is a registered trademark of Inform Software Corporation. IBM, IBM PC-AT are registered trademarks of International Business Machines Corp. Pentium is a trademark of Intel Corporation. Windows is a trademark and MS-DOS, Microsoft Windows are registered trademarks of Microsoft Corporation. CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

<sup>© 1996</sup> Microchip Technology Inc.



# WORLDWIDE SALES AND SERVICE

# AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

#### **Rocky Mountain**

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

#### Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

#### Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

#### Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit Tri-Atria Office Building

32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260 Kokomo

# 2767 S. Albright Road

Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387 Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338 New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335 San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

#### China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

#### China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

#### China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 Hong Kong Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza

223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

### India

Microchip Technology Inc. India Liaison Office **Divvasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

### Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

### EUROPE

Denmark

Microchip Technology Nordic ApS **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH

Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

#### United Kinadom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

01/18/02