



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	8MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	8KB (4K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17lc43t-08-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 PIC17C4X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC17C4X Product Selection System section at the end of this data sheet. When placing orders, please use the "PIC17C4X Product Identification System" at the back of this data sheet to specify the correct part number.

For the PIC17C4X family of devices, there are four device "types" as indicated in the device number:

- C, as in PIC17C42. These devices have EPROM type memory and operate over the standard voltage range.
- 2. LC, as in PIC17LC42. These devices have EPROM type memory, operate over an extended voltage range, and reduced frequency range.
- 3. **CR**, as in PIC17**CR**42. These devices have ROM type memory and operate over the standard voltage range.
- 4. LCR, as in PIC17LCR42. These devices have ROM type memory, operate over an extended voltage range, and reduced frequency range.

2.1 UV Erasable Devices

The UV erasable version, offered in CERDIP package, is optimal for prototype development and pilot programs.

The UV erasable version can be erased and reprogrammed to any of the configuration modes. Microchip's PRO MATETM programmer supports programming of the PIC17C4X. Third party programmers also are available; refer to the *Third Party Guide* for a list of sources.

2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

2.3 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.4 <u>Serialized Quick-Turnaround</u> <u>Production (SQTPSM) Devices</u>

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.

ROM devices do not allow serialization information in the program memory space.

For information on submitting ROM code, please contact your regional sales office.

2.5 Read Only Memory (ROM) Devices

Microchip offers masked ROM versions of several of the highest volume parts, thus giving customers a low cost option for high volume, mature products.

For information on submitting ROM code, please contact your regional sales office.

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC17C4X can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC17C4X uses a modified Harvard architecture. This architecture has the program and data accessed from separate memories. So the device has a program memory bus and a data memory bus. This improves bandwidth over traditional von Neumann architecture, where program and data are fetched from the same memory (accesses over the same bus). Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. PIC17C4X opcodes are 16-bits wide, enabling single word instructions. The full 16-bit wide program memory bus fetches a 16-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions. Consequently, all instructions execute in a single cycle (121 ns @ 33 MHz), except for program branches and two special instructions that transfer data between program and data memory.

The PIC17C4X can address up to 64K x 16 of program memory space.

The **PIC17C42** and **PIC17C42A** integrate 2K x 16 of EPROM program memory on-chip, while the **PIC17CR42** has 2K x 16 of ROM program memory on-chip.

The **PIC17C43** integrates 4K x 16 of EPROM program memory, while the **PIC17CR43** has 4K x 16 of ROM program memory.

The **PIC17C44** integrates 8K x 16 EPROM program memory.

Program execution can be internal only (microcontroller or protected microcontroller mode), external only (microprocessor mode) or both (extended microcontroller mode). Extended microcontroller mode does not allow code protection.

The PIC17CXX can directly or indirectly address its register files or data memory. All special function registers, including the Program Counter (PC) and Working Register (WREG), are mapped in the data memory. The PIC17CXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC17CXX simple yet efficient. In addition, the learning curve is reduced significantly.

One of the PIC17CXX family architectural enhancements from the PIC16CXX family allows two file registers to be used in some two operand instructions. This allows data to be moved directly between two registers without going through the WREG register. This increases performance and decreases program memory usage. The PIC17CXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift, and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature.

The WREG register is an 8-bit working register used for ALU operations.

All PIC17C4X devices (except the PIC17C42) have an 8 x 8 hardware multiplier. This multiplier generates a 16-bit result in a single cycle.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

Although the ALU does not perform signed arithmetic, the Overflow bit (OV) can be used to implement signed math. Signed arithmetic is comprised of a magnitude and a sign bit. The overflow bit indicates if the magnitude overflows and causes the sign bit to change state. Signed math can have greater than 7-bit values (magnitude), if more than one byte is used. The use of the overflow bit only operates on bit6 (MSb of magnitude) and bit7 (sign bit) of the value in the ALU. That is, the overflow bit is not useful if trying to implement signed math where the magnitude, for example, is 11-bits. If the signed math values are greater than 7-bits (15-, 24or 31-bit), the algorithm must ensure that the low order bytes ignore the overflow status bit.

Care should be taken when adding and subtracting signed numbers to ensure that the correct operation is executed. Example 3-1 shows an item that must be taken into account when doing signed arithmetic on an ALU which operates as an unsigned machine.

EXAMPLE 3-1: SIGNED MATH

Hex Value	Signed Value Math	Unsigned Value Math
FFh	-127	255
<u>+ 01h</u>	<u>+ 1</u>	<u>+ 1</u>
= ?	= -126 (FEh)	= 0 (00h);
		Carry bit = 1

Signed math requires the result in REG to be FEh (-126). This would be accomplished by subtracting one as opposed to adding one.

Simplified block diagrams are shown in Figure 3-1 and Figure 3-2. The descriptions of the device pins are listed in Table 3-1.

© 1996 Microchip Technology Inc.

NOTES:

6.2 Data Memory Organization

Data memory is partitioned into two areas. The first is the General Purpose Registers (GPR) area, while the second is the Special Function Registers (SFR) area. The SFRs control the operation of the device.

Portions of data memory are banked, this is for both areas. The GPR area is banked to allow greater than 232 bytes of general purpose RAM. SFRs are for the registers that control the peripheral functions. Banking requires the use of control bits for bank selection. These control bits are located in the Bank Select Register (BSR). If an access is made to a location outside this banked region, the BSR bits are ignored. Figure 6-5 shows the data memory map organization for the PIC17C42 and Figure 6-6 for all of the other PIC17C4X devices.

Instructions MOVPF and MOVFP provide the means to move values from the peripheral area ("P") to any location in the register file ("F"), and vice-versa. The definition of the "P" range is from 0h to 1Fh, while the "F" range is 0h to FFh. The "P" range has six more locations than peripheral registers (eight locations for the PIC17C42 device) which can be used as General Purpose Registers. This can be useful in some applications where variables need to be copied to other locations in the general purpose RAM (such as saving status information during an interrupt).

The entire data memory can be accessed either directly or indirectly through file select registers FSR0 and FSR1 (Section 6.4). Indirect addressing uses the appropriate control bits of the BSR for accesses into the banked areas of data memory. The BSR is explained in greater detail in Section 6.8.

6.2.1 GENERAL PURPOSE REGISTER (GPR)

All devices have some amount of GPR area. The GPRs are 8-bits wide. When the GPR area is greater than 232, it must be banked to allow access to the additional memory space.

Only the PIC17C43 and PIC17C44 devices have banked memory in the GPR area. To facilitate switching between these banks, the MOVLR bank instruction has been added to the instruction set. GPRs are not initialized by a Power-on Reset and are unchanged on all other resets.

6.2.2 SPECIAL FUNCTION REGISTERS (SFR)

The SFRs are used by the CPU and peripheral functions to control the operation of the device (Figure 6-5 and Figure 6-6). These registers are static RAM.

The SFRs can be classified into two sets, those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described here, while those related to a peripheral feature are described in the section for each peripheral feature.

The peripheral registers are in the banked portion of memory, while the core registers are in the unbanked region. To facilitate switching between the peripheral banks, the MOVLB bank instruction has been provided.

7.1 <u>Table Writes to Internal Memory</u>

A table write operation to internal memory causes a long write operation. The long write is necessary for programming the internal EPROM. Instruction execution is halted while in a long write cycle. The long write will be terminated by any enabled interrupt. To ensure that the EPROM location has been well programmed, a minimum programming time is required (see specification #D114). Having only one interrupt enabled to terminate the long write ensures that no unintentional interrupts will prematurely terminate the long write.

The sequence of events for programming an internal program memory location should be:

- 1. Disable all interrupt sources, except the source to terminate EPROM program write.
- 2. Raise MCLR/VPP pin to the programming voltage.
- 3. Clear the WDT.
- 4. Do the table write. The interrupt will terminate the long write.
- 5. Verify the memory location (table read).
 - **Note:** Programming requirements must be met. See timing specification in electrical specifications for the desired device. Violating these specifications (including temperature) may result in EPROM locations that are not fully programmed and may lose their state over time.

7.1.1 TERMINATING LONG WRITES

An interrupt source or reset are the only events that terminate a long write operation. Terminating the long write from an interrupt source requires that the interrupt enable and flag bits are set. The GLINTD bit only enables the vectoring to the interrupt address.

If the TOCKI, RA0/INT, or TMR0 interrupt source is used to terminate the long write; the interrupt flag, of the highest priority enabled interrupt, will terminate the long write and automatically be cleared.

- **Note 1:** If an interrupt is pending, the TABLWT is aborted (an NOP is executed). The highest priority pending interrupt, from the TOCKI, RA0/INT, or TMR0 sources that is enabled, has its flag cleared.
- **Note 2:** If the interrupt is not being used for the program write timing, the interrupt should be disabled. This will ensure that the interrupt is not lost, nor will it terminate the long write prematurely.

If a peripheral interrupt source is used to terminate the long write, the interrupt enable and flag bits must be set. The interrupt flag will not be automatically cleared upon the vectoring to the interrupt vector address.

If the GLINTD bit is cleared prior to the long write, when the long write is terminated, the program will branch to the interrupt vector.

If the GLINTD bit is set prior to the long write, when the long write is terminated, the program will not vector to the interrupt address.

Interrupt Source	GLINTD	Enable Bit	Flag Bit	Action
RA0/INT, TMR0, T0CKI	0	1	1	Terminate long table write (to internal program memory), branch to interrupt vector (branch clears flag bit).
	0	1	0	None
	1	0	x	None
	1	1	1	Terminate table write, do not branch to interrupt vector (flag is automatically cleared).
Peripheral	0	1	1	Terminate table write, branch to interrupt vector.
	0	1	0	None
	1	0	x	None
	1	1	1	Terminate table write, do not branch to interrupt vector (flag is set).

TABLE 7-1: INTERRUPT - TABLE WRITE INTERACTION

13.2 USART Asynchronous Mode

In this mode, the USART uses standard nonreturn-to-zero (NRZ) format (one start bit, eight or nine data bits, and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock x64 of the bit shift rate. Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

The asynchronous mode is selected by clearing the SYNC bit (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

13.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 13-3. The heart of the transmitter is the transmit shift register (TSR). The shift register obtains its data from the read/write transmit buffer (TXREG). TXREG is loaded with data in software. The TSR is not loaded until the stop bit has been transmitted from the previous load. As soon as the stop bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cycle), the TXREG is empty and an interrupt bit, TXIF (PIR<1>) is set. This interrupt can be enabled or disabled by the TXIE bit (PIE<1>). TXIF will be set regardless of TXIE and cannot be reset in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of the TXREG, the TRMT (TXSTA<1>) bit shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty.

Note:	The TSR is not mapped in data memory,
	so it is not available to the user.

Transmission enabled setting is by the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 13-5). The transmission can also be started by first loading TXREG and then setting TXEN. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to TSR resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 13-6). Clearing TXEN during a transmission will cause the transmission to be aborted. This will reset the transmitter and the RA5/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty).

Steps to follow when setting up an Asynchronous Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. Load data to the TXREG register.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 7. Enable the transmission by setting TXEN (starts transmission).

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner then doing these two events in the opposite order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is re-enabled. Steps to follow when setting up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are desired, then set the RCIE bit.
- 4. If 9-bit reception is desired, then set the RX9 bit.
- 5. Enable the reception by setting the CREN bit.
- 6. The RCIF bit will be set when reception completes and an interrupt will be generated if the RCIE bit was set.

- Read RCSTA to get the ninth bit (if enabled) and FERR bit to determine if any error occurred during reception.
- 8. Read RCREG for the 8-bit received data.
- 9. If an overrun error occurred, clear the error by clearing the OERR bit.
- Note: To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.



FIGURE 13-8: ASYNCHRONOUS RECEPTION

TABLE 13-6:	REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 0	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	—	_	TRMT	TX9D	00001x	00001u
17h, Bank 0 SPBRG Baud rate generator register								xxxx xxxx	uuuu uuuu		

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for asynchronous reception. Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

14.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real time applications. The PIC17CXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- OSC selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- · Code protection

The PIC17CXX has a Watchdog Timer which can be shut off only through EPROM bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 96 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake from SLEEP through external reset, Watchdog Timer Reset or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LF crystal option saves power. Configuration bits are used to select various options. This configuration word has the format shown in Figure 14-1.

R/P - 1	U - x	U - x	<u>U-x</u>	U - x	U - x	U - x	U - x		
bit15-7							bit0		
	R/P - 1 PM1	U - x —	<u>R/P - 1</u> PM0	R/P - 1 WDTPS1	R/P - 1 WDTPS0	R/P - 1 FOSC1	R/P - 1 FOSC0	R = Readable bit P = Programmable bit	
Dil 15-7							DIIO	U = Unimplemented - n = Value for Erased Device (x = unknown)	
bit 15,6,	bit 15-9: Unimplemented: Read as a '1' bit 15,6,4:PM2, PM1, PM0, Processor Mode Select bits 111 = Microprocessor Mode 110 = Microcontroller mode 101 = Extended microcontroller mode 000 = Code protected microcontroller mode								
bit 7, 5:	Unimpler	nented: R	ead as a	'0'					
bit 3-2:	bit 3-2: WDTPS1:WDTPS0 , WDT Postscaler Select bits 11 = WDT enabled, postscaler = 1 10 = WDT enabled, postscaler = 256 01 = WDT enabled, postscaler = 64 00 = WDT disabled, 16-bit overflow timer								
bit 1-0:	FOSC1:F 11 = EC (10 = XT (01 = RC (00 = LF (OSCO , Os oscillator oscillator oscillator oscillator	cillator So	elect bits					
Note 1:	This bit do	oes not ex	ist on the	PIC17C42	. Reading t	his bit will	return an u	inknown value (x).	

FIGURE 14-1: CONFIGURATION WORD

^{© 1996} Microchip Technology Inc.

MO\	/PF	Move p t	Move p to f					
Synt	ax:	[<i>label</i>] N	NOVPF	p,f				
$\begin{array}{ll} \mbox{Operands:} & 0 \leq f \leq 255 \\ & 0 \leq p \leq 31 \end{array}$								
Ope	ration:	$(p) \to (f)$						
State	us Affected:	Z						
Enco	oding:	010p	pppp	ffff	ffff			
Desc	Scription: Move data from data memory location 'p' to data memory location 'f'. Locat 'f' can be anywhere in the 256 byte d space (00h to FFh) while 'p' can be 0 to 1Fh. Either 'p' or 'f' can be WREG (a usef special situation). MOVPF is particularly useful for trans ring a peripheral register (e.g. the tin or an I/O port) to a data memory loc- tion. Both 'f' and 'p' can be indirectly							
Word	ds:	1	1					
Cycl	es:	1	1					
QC	ycle Activity:							
	Q1	Q2	Q	3	Q4			
	Decode	Read register 'p'	Exect	ute re	Write gister 'f'			
<u>Exar</u>	<u>mple</u> :	MOVPF	REG1, F	REG2				
	Before Instru REG1 REG2 After Instruct REG1 REG2	iction = 0: = 0: tion = 0: = 0:	<11 <33 <11 <11					

MOVWF		Μ	Move WREG to f						
Syntax:		[/	label]	MOVW	- f				
Operands:		0	$\leq f \leq 25$	5					
Operation:		(\	VREG)	\rightarrow (f)					
Status Affect	ted:	N	one						
Encoding:			0000	0001	fff	f	ffff		
Description		M Lo W	ove data ocation 'f ord data	from WR ' can be a space.	EG to	reg ere i	ister 'f'. n the 256		
Words:		1							
Cycles:		1							
Q Cycle Act	ivity:								
Q1			Q2	Q	3		Q4		
Deco	de	re	Read gister 'f'	Exect	ute	re	Write gister 'f'		
Example:		M	OVWF	REG					
Before WF RE	Instru REG G	uctio = =	n 0x4F 0xFF						
After In WF RE	struc REG G	tion = =	0x4F 0x4F						

SW/	SWAPF Swap f							
Synt	ax:	[label]	SWAPF	f,d				
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 25 \\ d \in \ [0,1] \end{array}$	5					
Ope	ration:	$f < 3:0 > \rightarrow f < 7:4 > \rightarrow$	dest<7: dest<3:	4>; 0>				
State	us Affected:	None						
Enco	oding:	0001	110d	ffff	ffff			
Des	cription:	The upper 'f' are exch placed in V placed in r	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed in register 'f'.					
Wor	ds:	1	1					
Cycl	es:	1	1					
QC	ycle Activity:							
	Q1	Q2	Q	3	Q4			
	Decode	Read register 'f'	Exect	ute V de	Vrite to stination			
<u>Exar</u>	<u>mple</u> :	SWAPF	REG,	0				
Before Instruction REG = 0x53								
	After Instruct REG	ion = 0x35						

TAB	LRD	Table Rea	ad						
Synt	ax:	[label]	[label] TABLRD t,i,f						
Ope	rands:	0 ≤ f ≤ 255 i ∈ [0,1] t ∈ [0,1]							
Ope	ration:	If t = 1, TBLATH \rightarrow f; If t = 0, TBLATL \rightarrow f; Prog Mem (TBLPTR) \rightarrow TBLAT; If i = 1, TBLPTR + 1 \rightarrow TBLPTR							
State	us Affected:	None							
Enco	oding:	1010	1010 10ti ffff fff						
Des	cription:	1. A byte is mov If t = 0 If t = 1	 A byte of the table latch (TBLAT) is moved to register file 'f'. If t = 0: the high byte is moved; If t = 1: the low byte is moved 						
		2. Then the memory the (TBLF) 16-bit	the contents of ry location po 16-bit Tab TR) is loade Table Latch (T	the program binted to by le Pointer ed into the BLAT).					
		3. If i = 1 If i = 0	: TBLPTR is i : TBLPTR is r incremented	ncremented; not					
Wor	ds:	1							
Cycl	es:	2 (3 cycle if f = PCL)							
QC	ycle Activity:								
	Q1	Q2	Q3	Q4					
	Decode	Read register TBLATH or TBLATL	Execute	Write register 'f'					

Applicable Devices 42 R42 42A 43 R43 44





FIGURE 18-12: MAXIMUM IPD vs. VDD WATCHDOG ENABLED

Applicable Devices 42 R42 42A 43 R43 44









Applicable Devices 42 R42 42A 43 R43 44

19.3 **DC CHARACTERISTICS:**

PIC17CR42/42A/43/R43/44-16 (Commercial, Industrial) PIC17CR42/42A/43/R43/44-25 (Commercial, Industrial) PIC17CR42/42A/43/R43/44-33 (Commercial, Industrial) PIC17LCR42/42A/43/R43/44-08 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated) Operating temperature

DC CH

D030

D031 D032

D033

D040

D041 D042 D043 D050

DC CHARA	CTERI	STICS	$-40^{\circ}C \le IA \le +85^{\circ}C$ for industrial and $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial					
			Operating ve	oltage VI	D range a	s desc	ribed in Section 19.1	
Parameter								
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
		Input Low Voltage						
	VIL	I/O ports						
D030		with TTL buffer	Vss	-	0.8	V	$4.5V \le VDD \le 5.5V$	
			Vss	-	0.2Vdd	V	$2.5V \le VDD \le 4.5V$	
D031		with Schmitt Trigger buffer	Vss	-	0.2Vdd	V		
D032		MCLR, OSC1 (in EC and RC mode)	Vss	-	0.2Vdd	V	Note1	
D033		OSC1 (in XT, and LF mode)	-	0.5Vdd	_	V		
		Input High Voltage						
	Vін	I/O ports						
D040		with TTL buffer	2.0	-	Vdd	V	$4.5V \le VDD \le 5.5V$	
			1 + 0.2VDD	-	Vdd	V	$2.5V \le VDD \le 4.5V$	
D041		with Schmitt Trigger buffer	0.8Vdd	-	Vdd	V		
D042		MCLR	0.8Vdd	_	Vdd	V	Note1	
D043		OSC1 (XT, and LF mode)	-	0.5Vdd	_	V		
D050	VHYS	Hysteresis of	0.15Vdd *	-	-	V		
		Schmitt Trigger inputs						
		Input Leakage Current (Notes 2, 3)						
D060	lı∟	I/O ports (except RA2, RA3)	_	-	±1	μA	Vss \leq VPIN \leq VDD, I/O Pin at hi-impedance	

							disabled
D061		MCLR	_	_	±2	μA	VPIN = Vss or VPIN = VDD
D062		RA2, RA3			±2	μA	$Vss \le Vra2$, $Vra3 \le 12V$
D063		OSC1, TEST (EC, RC modes)	-	_	±1	μA	$Vss \le VPIN \le VDD$
D063B		OSC1, TEST (XT, LF modes)	-	-	VPIN	μA	$R_F \ge 1 M\Omega$, see Figure 14.2
D064		MCLR	-	_	10	μA	VMCLR = VPP = 12V (when not programming)
D070	IPURB	PORTB weak pull-up current	60	200	400	μA	VPIN = Vss, $\overline{\text{RBPU}} = 0$ 4.5V \leq VDD \leq 6.0V

These parameters are characterized but not tested.

t Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

ŧ These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Applicable Devices 42 R42 42A 43 R43 44

Standard					Operating Conditions (unless otherwise stated)				
		Operating temperature							
DC CHARA	CTERIS	STICS			-40°C	≤ TA :	≤ +85°C for industrial and		
		$0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial							
			Operating voltage VDD range as described in Section 19.1						
Parameter							•		
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
		Output Low Voltage							
D080	Vol	I/O ports (except RA2 and RA3)					IOL = VDD/1.250 mA		
			-	_	0.1Vdd	V	$4.5V \le VDD \le 6.0V$		
			-	-	0.1Vdd *	V	VDD = 2.5V		
D081		with TTL buffer	_	—	0.4	V	IOL = 6 mA, VDD = 4.5 V		
							Note 6		
D082		RA2 and RA3	_	-	3.0	V	IOL = 60.0 mA, VDD = 6.0 V		
D083		OSC2/CLKOUT	_	—	0.4	V	IOL = 1 mA, VDD = 4.5 V		
D084		(RC and EC osc modes)	-	-	0.1Vdd *	V	IOL = VDD/5 mA		
							(PIC17LC43/LC44 only)		
		Output High Voltage (Note 3)							
D090	Vон	I/O ports (except RA2 and RA3)					IOH = -VDD/2.500 mA		
			0.9VDD	-	-	V	$4.5V \le VDD \le 6.0V$		
			0.9VDD *	-	-	V	VDD = 2.5V		
D091		with TTL buffer	2.4	-	-	V	IOH = -6.0 mA, VDD=4.5V		
						.,	Note 6		
D092		RA2 and RA3	-	_	12	V	Pulled-up to externally applied voltage		
D093		OSC2/CLKOUT	2.4	_	-	V	IOH = -5 mA, VDD = 4.5 V		
D094		(RC and EC osc modes)	0.9Vdd *	-	-	V	IOH = -VDD/5 mA		
							(PIC17LC43/LC44 only)		
		Capacitive Loading Specs							
		on Output Pins							
D100	COSC2	OSC2/CLKOUT pin	-	—	25	pF	In EC or RC osc modes		
							when OSC2 pin is outputting		
							CLKOUI.		
							external clock is used to		
Dioi					50		arive USC1.		
10101	CIO	All I/O pins and OSC2	-	-	50	р⊢			
D100					50				
102	CAD		_	_	50	р⊦	In Microprocessor or		
							mode		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Applicable Devices 42 R42 42A 43 R43 44



TABLE 19-11: MEMORY INTERFACE WRITE REQUIREMENTS (NOT SUPPORTED IN PIC17LC4X DEVICES)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tcy - 10	_	_	ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	0	_	_	ns	
152	TadV2wrL	Data out valid to $\overline{WR} \downarrow$ (data setup time)	0.25Tcy - 40	—	_	ns	
153	TwrH2adl	WR [↑] to data out invalid (data hold time)	_	0.25Tcy §	_	ns	
154	TwrL	WR pulse width	_	0.25TCY §	_	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

Applicable Devices 42 R42 42A 43 R43 44

FIGURE 20-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



FIGURE 20-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



Applicable Devices 42 R42 42A 43 R43 44

FIGURE 20-17: IOL vs. VOL, VDD = 5V



FIGURE 20-18: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS (TTL) VS. VDD



21.3 44-Lead Plastic Leaded Chip Carrier (Square)



Package Group: Plastic Leaded Chip Carrier (PLCC)							
	Millimeters			Inches			
Symbol	Min	Max	Notes	Min	Мах	Notes	
Α	4.191	4.572		0.165	0.180		
A1	2.413	2.921		0.095	0.115		
D	17.399	17.653		0.685	0.695		
D1	16.510	16.663		0.650	0.656		
D2	15.494	16.002		0.610	0.630		
D3	12.700	12.700	Reference	0.500	0.500	Reference	
E	17.399	17.653		0.685	0.695		
E1	16.510	16.663		0.650	0.656		
E2	15.494	16.002		0.610	0.630		
E3	12.700	12.700	Reference	0.500	0.500	Reference	
N	44	44		44	44		
CP	_	0.102		_	0.004		
LT	0.203	0.381		0.008	0.015		

PIN COMPATIBILITY

Devices that have the same package type and VDD, VSS and MCLR pin locations are said to be pin compatible. This allows these different devices to operate in the same socket. Compatible devices may only requires minor software modification to allow proper operation in the application socket (ex., PIC16C56 and PIC16C61 devices). Not all devices in the same package size are pin compatible; for example, the PIC16C62 is compatible with the PIC16C63, but not the PIC16C55.

Pin compatibility does not mean that the devices offer the same features. As an example, the PIC16C54 is pin compatible with the PIC16C71, but does not have an A/D converter, weak pull-ups on PORTB, or interrupts.

Pin Compatible Devices	Package
PIC12C508, PIC12C509	8-pin
PIC16C54, PIC16C54A, PIC16CR54A, PIC16C56, PIC16C58A, PIC16CR58A, PIC16C61, PIC16C554, PIC16C556, PIC16C558 PIC16C620, PIC16C621, PIC16C622, PIC16C710, PIC16C71, PIC16C711, PIC16F83, PIC16CR83, PIC16C84, PIC16F84A, PIC16CR84	18-pin 20-pin
PIC16C55, PIC16C57, PIC16CR57B	28-pin
PIC16C62, PIC16CR62, PIC16C62A, PIC16C63, PIC16C72, PIC16C73, PIC16C73A	28-pin
PIC16C64, PIC16CR64, PIC16C64A, PIC16C65, PIC16C65A, PIC16C74, PIC16C74A	40-pin
PIC17C42, PIC17CR42, PIC17C42A, PIC17C43, PIC17CR43, PIC17C44	40-pin
PIC16C923, PIC16C924	64/68-pin

TABLE E-1: PIN COMPATIBLE DEVICES

Table 17-9:	Serial Port Synchronous Transmission
T-11- 47 40	Requirements
Table 17-10:	Serial Port Synchronous Receive
T-11- 47 44	Requirements
Table 17-11:	Memory Interface Write Requirements 161
Table 17-12:	Memory Interface Read Requirements 162
Table 18-1:	Pin Capacitance per Package Type 163
Table 18-2:	RC Oscillator Frequencies165
Table 19-1:	Cross Reference of Device Specs for
	Oscillator Configurations and Frequencies
	of Operation (Commercial Devices)
Table 19-2:	External Clock Timing Requirements 184
Table 19-3:	CLKOUT and I/O Timing Requirements 185
Table 19-4:	Reset, Watchdog Timer,
	Oscillator Start-Up Timer and
	Power-Up Timer Requirements
Table 19-5:	Timer0 Clock Requirements 187
Table 19-6:	Timer1, Timer2, and Timer3 Clock
	Requirements
Table 19-7:	Capture Requirements
Table 19-8:	PWM Requirements
Table 19-9:	Synchronous Transmission
	Requirements
Table 19-10:	Synchronous Receive Requirements 189
Table 19-11:	Memory Interface Write Requirements
	(Not Supported in PIC17LC4X Devices) 190
Table 19-12:	Memory Interface read Requirements
10010 10 121	(Not Supported in PIC17I C4X Devices) 191
Table 20-1	Pin Capacitance per Package Type 193
Table 20-2	RC Oscillator Frequencies
Table F-1	Pin Compatible Devices 221

LIST OF EQUATIONS

Equation 8-1:	16 x 16 Unsigned Multiplication	
	Algorithm50	
Equation 8-2:	16 x 16 Signed Multiplication	
	Algorithm51	
	Algorithm	