



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	8MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	33
Program Memory Size	16KB (8K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	44-MQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17lc44t-08-pq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-1: PIC17CXX FAMILY OF DEVICES

Features	PIC17C42	PIC17CR42	PIC17C42A	PIC17C43	PIC17CR43	PIC17C44	
Maximum Frequency of O	peration	25 MHz	33 MHz	33 MHz	33 MHz 33 MHz		33 MHz
Operating Voltage Range		4.5 - 5.5V	2.5 - 6.0V	2.5 - 6.0V	2.5 - 6.0V	2.5 - 6.0V	2.5 - 6.0V
Program Memory x16	(EPROM)	2K	-	2K	4K	-	8K
	(ROM)	-	2K	-	-	4K	-
Data Memory (bytes)		232	232	232	454	454	454
Hardware Multiplier (8 x 8)	-	Yes	Yes	Yes	Yes	Yes
Timer0 (16-bit + 8-bit post	scaler)	Yes	Yes	Yes	Yes	Yes	Yes
Timer1 (8-bit)		Yes	Yes	Yes	Yes	Yes	Yes
Timer2 (8-bit)		Yes	Yes	Yes	Yes	Yes	Yes
Timer3 (16-bit)		Yes	Yes	Yes	Yes Yes		Yes
Capture inputs (16-bit)		2	2	2	2 2		2
PWM outputs (up to 10-bit	t)	2	2	2	2 2		2
USART/SCI		Yes	Yes	Yes	Yes Yes		Yes
Power-on Reset		Yes	Yes	Yes	Yes Yes		Yes
Watchdog Timer		Yes	Yes	Yes	Yes Yes		Yes
External Interrupts		Yes	Yes	Yes	Yes Yes		Yes
Interrupt Sources		11	11	11	11	11	11
Program Memory Code P	rotect	Yes	Yes	Yes	Yes	Yes	Yes
I/O Pins		33	33	33	33	33	33
I/O High Current Capabil-	Source	25 mA	25 mA				
ity	Sink	25 mA ⁽¹⁾	25 mA ⁽¹⁾				
Package Types		40-pin DIP	40-pin DIP				
		44-pin PLCC			44-pin PLCC	44-pin PLCC 44-pin MQFP	
		44-pin MQFP	44-pin MQFP	44-pin MQFP		44-pin MQFP 44-pin MQFP	
			44-pin TQFP	44-pin TQFP	44-pin TQFP	44-pin TQFP	44-pin TQFP

Note 1: Pins RA2 and RA3 can sink up to 60 mA.

6.1.2 EXTERNAL MEMORY INTERFACE

When either microprocessor or extended microcontroller mode is selected, PORTC, PORTD and PORTE are configured as the system bus. PORTC and PORTD are the multiplexed address/data bus and PORTE is for the control signals. External components are needed to demultiplex the address and data. This can be done as shown in Figure 6-4. The waveforms of address and data are shown in Figure 6-3. For complete timings, please refer to the electrical specification section.

FIGURE 6-3: EXTERNAL PROGRAM MEMORY ACCESS WAVEFORMS

:	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4 Q1
AD	X	
<15:0>	Address out Data in	Address out Data out
ALE		
OE	'4'	· · · ·
WR	'1'	<u> </u>
	Read cycle	Write cycle
		, white cycle

The system bus requires that there is no bus conflict (minimal leakage), so the output value (address) will be capacitively held at the desired value.

As the speed of the processor increases, external EPROM memory with faster access time must be used. Table 6-2 lists external memory speed requirements for a given PIC17C4X device frequency.

In extended microcontroller mode, when the device is executing out of internal memory, the control signals will continue to be active. That is, they indicate the action that is occurring in the internal memory. The external memory access is ignored.

This following selection is for use with Microchip EPROMs. For interfacing to other manufacturers memory, please refer to the electrical specifications of the desired PIC17C4X device, as well as the desired memory device to ensure compatibility.

TABLE 6-2:	EPROM MEMORY ACCESS
	TIME ORDERING SUFFIX

PIC17C4X	Instruction	EPRON	I Suffix
Oscillator Frequency	Cycle Time (Tcy)	PIC17C42	PIC17C43 PIC17C44
8 MHz	500 ns	-25	-25
16 MHz	250 ns	-12	-15
20 MHz	200 ns	-90	-10
25 MHz	160 ns	N.A.	-70
33 MHz	121 ns	N.A.	(1)

Note 1: The access times for this requires the use of fast SRAMS.

Note: The external memory interface is not supported for the LC devices.



FIGURE 6-4: TYPICAL EXTERNAL PROGRAM MEMORY CONNECTION DIAGRAM

© 1996 Microchip Technology Inc.

8.0 HARDWARE MULTIPLIER

All PIC17C4X devices except the PIC17C42, have an 8 x 8 hardware multiplier included in the ALU of the device. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored into the 16-bit PRODuct register (PRODH:PRODL). The multiplier does not affect any flags in the ALUSTA register.

Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 8-1 shows a performance comparison between the PIC17C42 and all other PIC17CXX devices, which have the single cycle hardware multiply.

Example 8-1 shows the sequence to do an 8 x 8 unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 8-2 shows the sequence to do an 8×8 signed multiply. To account for the sign bits of the arguments, each argument's most significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 8-1: 8 x 8 MULTIPLY ROUTINE

MOVFP	ARG1,	WREG					
MULWF	ARG2		;	ARG1	*	ARG2	->
			;	PRO	DD	H:PROI	ЪГ

EXAMPLE 8-2: 8 x 8 SIGNED MULTIPLY ROUTINE

MOVFP	ARG1, WREG	
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL
BTFSC	ARG2, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG1
MOVFP	ARG2, WREG	
BTFSC	ARG1, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG2

Routine	Device	Program Memory		Time		
Routine	Device	(Words)	Cycles (Max)	@ 25 MHz	@ 33 MHz	
8 x 8 unsigned	PIC17C42	13	69	11.04 μs	N/A	
	All other PIC17CXX devices	1	1	160 ns	121 ns	
8 x 8 signed	PIC17C42	_		_	N/A	
	All other PIC17CXX devices	6	6	960 ns	727 ns	
16 x 16 unsigned	PIC17C42	21	242	38.72 μs	N/A	
	All other PIC17CXX devices	24	24	3.84 μs	2.91 μs	
16 x 16 signed	PIC17C42	52	254	40.64 μs	N/A	
	All other PIC17CXX devices	36	36	5.76 μs	4.36 µs	

TABLE 8-1: PERFORMANCE COMPARISON

9.3 PORTC and DDRC Registers

PORTC is an 8-bit bi-directional port. The corresponding data direction register is DDRC. A '1' in DDRC configures the corresponding port pin as an input. A '0' in the DDRC register configures the corresponding port pin as an output. Reading PORTC reads the status of the pins, whereas writing to it will write to the port latch. PORTC is multiplexed with the system bus. When operating as the system bus, PORTC is the low order byte of the address/data bus (AD7:AD0). The timing for the system bus is shown in the Electrical Characteristics section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 9-2 shows the instruction sequence to initialize PORTC. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized.

EXAMPLE 9-2: INITIALIZING PORTC

1	;	Select Bank 1
PORTC	;	Initialize PORTC data
	;	latches before setting
	;	the data direction
	;	register
0xCF	;	Value used to initialize
	;	data direction
DDRC	;	Set RC<3:0> as inputs
	;	RC<5:4> as outputs
	;	RC<7:6> as inputs
	PORTC 0xCF	PORTC ; ; ; ; ; 0xCF ; DDRC ; ;

FIGURE 9-6: BLOCK DIAGRAM OF RC<7:0> PORT PINS



NOTES:

BAUD	Fosc = 3	3 MHz	SPBRG	Fosc = 2	5 MHz	SPBRG	Fosc = 2	0 MHz	SPBRG	Fosc = 1	6 MHz	SPBRG
RATE (K)	KBAUD	%ERROR	value (decimal)									
0.3	NA	_	—	NA	_		NA	_	_	NA	_	-
1.2	NA	_	_	NA	_	_	1.221	+1.73	255	1.202	+0.16	207
2.4	2.398	-0.07	214	2.396	0.14	162	2.404	+0.16	129	2.404	+0.16	103
9.6	9.548	-0.54	53	9.53	-0.76	40	9.469	-1.36	32	9.615	+0.16	25
19.2	19.09	-0.54	26	19.53	+1.73	19	19.53	+1.73	15	19.23	+0.16	12
76.8	73.66	-4.09	6	78.13	+1.73	4	78.13	+1.73	3	83.33	+8.51	2
96	103.12	+7.42	4	97.65	+1.73	3	104.2	+8.51	2	NA	_	_
300	257.81	-14.06	1	390.63	+30.21	0	312.5	+4.17	0	NA	_	-
500	515.62	+3.13	0	NA	_	_	NA	_	_	NA	_	-
HIGH	515.62	_	0	_	_	0	312.5	_	0	250	_	0
LOW	2.014	—	255	1.53	—	255	1.221	—	255	0.977	_	255

TABLE 13-4: BAUD RATES FOR ASYNCHRONOUS MODE

BAUD RATE	Fosc = 10 MH	Iz	SPBRG value	Fosc = 7.159) MHz	SPBRG value	FOSC = 5.068	8 MHz	SPBRG value
(K)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)
0.3	NA	_	_	NA	_	_	0.31	+3.13	255
1.2	1.202	+0.16	129	1.203	_0.23	92	1.2	0	65
2.4	2.404	+0.16	64	2.380	-0.83	46	2.4	0	32
9.6	9.766	+1.73	15	9.322	-2.90	11	9.9	-3.13	7
19.2	19.53	+1.73	7	18.64	-2.90	5	19.8	+3.13	3
76.8	78.13	+1.73	1	NA	_	—	79.2	+3.13	0
96	NA	—	—	NA	—	—	NA	—	—
300	NA	_	—	NA	_	—	NA	_	_
500	NA	_	_	NA	_	_	NA	_	_
HIGH	156.3	_	0	111.9	_	0	79.2	_	0
LOW	0.610	—	255	0.437	—	255	0.309	_	2 55
BAUD	Fosc = 3.579	MHz	SPBRG	FOSC = 1 MHz SPBRG		FOSC = 32.76	SPBRG		
RATE (K)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)
0.3	0.301	+0.23	185	0.300	+0.16	51	0.256	-14.67	1
1.2	1.190	-0.83	46	1.202	+0.16	12	NA	—	—
2.4	2.432	+1.32	22	2.232	-6.99	6	NA	—	—
9.6	9.322	-2.90	5	NA	_	_	NA	_	_
19.2	18.64	-2.90	2	NA	—	—	NA	—	—
76.8	NA	—	—	NA	—	—	NA	—	—
96	NA	_	_	NA	_	_	NA	_	_
300	NA	—	—	NA	—	—	NA	—	—
500	NA	—	—	NA	—	—	NA	—	—
HIGH	55.93	_	0	15.63	_	0	0.512	_	0
l mon									

13.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once synchronous mode is selected, reception is enabled by setting either the SREN (RCSTA<5>) bit or the CREN (RCSTA<4>) bit. Data is sampled on the RA4/RX/DT pin on the falling edge of the clock. If SREN is set, then only a single word is received. If CREN is set, the reception is continuous until CREN is reset. If both bits are set, then CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to RCREG (if it is empty). If the transfer is complete, the interrupt bit RCIF (PIR<0>) is set. The actual interrupt can be enabled/disabled by setting/clearing the RCIE (PIE<0>) bit. RCIF is a read only bit which is RESET by the hardware. In this case it is reset when RCREG has been read and is empty. RCREG is a double buffered register; i.e., it is a two deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR. On the clocking of the last bit of the third byte, if RCREG is still full, then the overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. RCREG can be read twice to retrieve the two bytes in the FIFO. The OERR bit has to be cleared in software. This is done by clearing the CREN bit. If OERR bit is set, transfers from RSR to RCREG are inhibited, so it is essential to clear OERR bit if it is set. The 9th receive bit is buffered the same way as the receive data. Reading the RCREG register will allow the RX9D and FERR bits to be loaded with values for the next received data: therefore, it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old FERR and RX9D information.

Steps to follow when setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. See Section 13.1 for details.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. If interrupts are desired, then set the RCIE bit.
- 4. If 9-bit reception is desired, then set the RX9 bit.
- 5. If a single reception is required, set bit SREN. For continuous reception set bit CREN.
- 6. The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit was set.
- 7. Read RCSTA to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading RCREG.
- 9. If any error occurred, clear the error by clearing CREN.

Note: To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.



FIGURE 13-11: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

14.4.2 MINIMIZING CURRENT CONSUMPTION

To minimize current consumption, all I/O pins should be either at VDD, or VSS, with no external circuitry drawing current from the I/O pin. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should be at VDD or VSS. The contributions from on-chip pull-ups on PORTB should also be considered, and disabled when possible.

14.5 <u>Code Protection</u>

The code in the program memory can be protected by selecting the microcontroller in code protected mode (PM2:PM0 = '000').

Note:	PM2 d	oes not	exist on th	e PIC17C42. To					
	select	code	protected	microcontroller					
	mode. $PM1:PM0 = '00'$.								

In this mode, instructions that are in the on-chip program memory space, can continue to read or write the program memory. An instruction that is executed outside of the internal program memory range will be inhibited from writing to or reading from program memory.

Note: Microchip does not recommend code protecting windowed devices.

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Mnemonic,		Description	Cycles		16-bit	Opcod	Status	Notes	
Operands				MSb)		LSb	Affected	
TABLWT	t,i,f	Table Write	2	1010	11ti	ffff	ffff	None	5
TLRD	t,f	Table Latch Read	1	1010	00tx	ffff	ffff	None	
TLWT	t,f	Table Latch Write	1	1010	01tx	ffff	ffff	None	
TSTFSZ	f	Test f, skip if 0	1 (2)	0011	0011	ffff	ffff	None	6,8
XORWF	f,d	Exclusive OR WREG with f	1	0000	110d	ffff	ffff	Z	
BIT-ORIENT	ED FIL	E REGISTER OPERATIONS	1						
BCF	f,b	Bit Clear f	1	1000	1bbb	ffff	ffff	None	
BSF	f,b	Bit Set f	1	1000	0bbb	ffff	ffff	None	
BTFSC	f,b	Bit test, skip if clear	1 (2)	1001	1bbb	ffff	ffff	None	6,8
BTFSS	f,b	Bit test, skip if set	1 (2)	1001	0bbb	ffff	ffff	None	6,8
BTG	f,b	Bit Toggle f	1	0011	1bbb	ffff	ffff	None	
LITERAL AN	ID CO	NTROL OPERATIONS							
ADDLW	k	ADD literal to WREG	1	1011	0001	kkkk	kkkk	OV,C,DC,Z	
ANDLW	k	AND literal with WREG	1	1011	0101	kkkk	kkkk	Z	
CALL	k	Subroutine Call	2	111k	kkkk	kkkk	kkkk	None	7
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO,PD	
GOTO	k	Unconditional Branch	2	110k	kkkk	kkkk	kkkk	None	7
IORLW	k	Inclusive OR literal with WREG	1	1011	0011	kkkk	kkkk	Z	
LCALL	k	Long Call	2	1011	0111	kkkk	kkkk	None	4,7
MOVLB	k	Move literal to low nibble in BSR	1	1011	1000	uuuu	kkkk	None	
MOVLR	k	Move literal to high nibble in BSR	1	1011	101x	kkkk	uuuu	None	9
MOVLW	k	Move literal to WREG	1	1011	0000	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	1011	1100	kkkk	kkkk	None	9
RETFIE	_	Return from interrupt (and enable interrupts)	2	0000	0000	0000	0101	GLINTD	7
RETLW	k	Return literal to WREG	2	1011	0110	kkkk	kkkk	None	7
RETURN	_	Return from subroutine	2	0000	0000	0000	0010	None	7
SLEEP	_	Enter SLEEP Mode	1	0000	0000	0000	0011	TO, PD	
SUBLW	k	Subtract WREG from literal	1	1011	0010	kkkk	kkkk	OV,C,DC,Z	
XORLW	k	Exclusive OR literal with WREG	1	1011	0100	kkkk	kkkk	Z	

TABLE 15-2: PIC17CXX INSTRUCTION SET (Cont.'d)

Legend: Refer to Table 15-1 for opcode field descriptions.

Note 1: 2's Complement method.

- 2: Unsigned arithmetic.
- 3: If s = '1', only the file is affected: If s = '0', both the WREG register and the file are affected; If only the Working register (WREG) is required to be affected, then f = WREG must be specified.
- 4: During an LCALL, the contents of PCLATH are loaded into the MSB of the PC and kkkk kkkk is loaded into the LSB of the PC (PCL)
- Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event. When writing to external program memory, it is a two-cycle instruction.
- 6: Two-cycle instruction when condition is true, else single cycle instruction.
- 7: Two-cycle instruction except for TABLRD to PCL (program counter low byte) in which case it takes 3 cycles.
- 8: A "skip" means that instruction fetched during execution of current instruction is not executed, instead an NOP is executed.
- 9: These instructions are not available on the PIC17C42.

CPFSLT Compare f with WREG, skip if f < WREG											
Synta	ax:	[label]	[label] CPFSLT f								
Opera	ands:	$0 \le f \le 25$	0 ≤ f ≤ 255								
Opera	ation:	skip if (f) <	(f) – (WREG), skip if (f) < (WREG) (unsigned comparison)								
Statu	s Affected:	None	None								
Enco	ding:	0011	0000 ffi	ff ffff							
Desc	ription:	location 'f' performing If the conte WREG, the discarded	Compares the contents of data memory location 'f' to the contents of WREG by performing an unsigned subtraction. If the contents of 'f' < the contents of WREG, then the fetched instruction is discarded and an NOP is executed instead making this a two-cycle instruc- tion.								
Words: 1											
Cycle	es:	1 (2)	1 (2)								
Q Cy	cle Activity:										
	Q1	Q2	Q3	Q4							
	Decode	Read register 'f'	Execute	NOP							
lf skip	o:										
-	Q1	Q2	Q3	Q4							
	Forced NOP	NOP	Execute	NOP							
<u>Exarr</u>	nple:	HERE NLESS LESS	CPFSLT REG : :								
E	Before Instru PC W		ddress (HERE)								
ŀ	After Instruct If REG PC If REG PC	< W = Ac ≥ W	REG; ddress (LESS) REG; ddress (NLESS								

DAW		Decimal	Decimal Adjust WREG Register						
Syntax	K:	[<i>label</i>] D	AW f,s						
Opera	nds:	$0 \le f \le 25$ s $\in [0,1]$	0 ≤ f ≤ 255 s ∈ [0,1]						
Opera	tion:	⁻ WREG else	If [WREG<3:0> >9] .OR. [DC = 1] then WREG<3:0> + 6 → f<3:0>, s<3:0>; else WREG<3:0> → f<3:0>, s<3:0>;						
		WREG	If [WREG<7:4> >9] .OR. [C = 1] then WREG<7:4> + 6 → f<7:4>, s<7:4> else						
Status	Affected:	C	$<7:4> \rightarrow f<7:$	4>, S<7:4>					
Encod		0010	111s ff	ff ffff					
Descri	U		ts the eight bi						
		tion of two BCD forma packed BC s = 0: Ro m W	WREG resulting from the earlier addi- tion of two variables (each in packed BCD format) and produces a correct packed BCD result. s = 0: Result is placed in Data memory location 'f' and WREG.						
			esult is placed emory locatio						
Words	:	1							
Cycles	8:	1							
Q Cyc	le Activity:			•					
	Q1 Decode	Q2 Read	Q3 Execute	Q4 Write					
	Decode	register 'f'	Execute	register 'f' and other specified register					
Exam	ole1:	DAW RE	G1, 0						
B	 efore Instru	iction							
	WREG REG1 C DC	= 0xA5 = ?? = 0 = 0							
Ai <u>Exam</u> t	fter Instruct WREG REG1 C DC DC	ion = 0x05 = 0x05 = 1 = 0							
В	efore Instru								
	WREG REG1 C	= 0xCE = ?? = 0							

U	-	0
DC	=	0
After Instruc	tion	
WREG	=	0x24
REG1	=	0x24
С	=	1
DC	=	0

DCF	SNZ	Decreme	Decrement f, skip if not 0							
Synt	tax:	[<i>label</i>] D	CFSNZ	f,d						
Ope	rands:	5								
Ope	ration:	.,	(f) $-1 \rightarrow$ (dest); skip if not 0							
Stat	us Affected:	None	None							
Enc	oding:	0010	011d	ffff	ffff					
Des	cription:	WREG. If ' back in reg If the resul which is al	'd' is 0 the d' is 1 the gister 'f'. t is not 0, t ready fetc DP is exec	e result result he nex hed, is uted in	is placed in is placed t instruction, discarded, stead mak-					
Wor	ds:	1								
Cycl	es:	1(2)								
QC	ycle Activity:									
	Q1	Q2	Q2 Q3		Q4					
	Decode	Read register 'f'	Execu	ıte	Write to destination					
lf sk	ip:									
	Q1	Q2	Q3		Q4					
	Forced NOP	NOP	Execu	ute	NOP					
<u>Exa</u>	<u>mple</u> :	HERE ZERO NZERO	DCFSNZ : :	TEMP	P, 1					
	Before Instru TEMP_V		?							
	After Instruct TEMP_V If TEMP_ PC If TEMP_ PC	ALUE = VALUE = =	0; Addre: 0;	_VALU ss (ze ss (nz	RO)					

Syntax: Operand	de.		0010						
Operand	18.	$0 \le k \le 81$	~	[<i>label</i>] GOTO k					
			•						
Operatio	on:	k<12:8> -	$k \rightarrow PC<12:0>;$ k<12:8> \rightarrow PCLATH<4:0>, PC<15:13> \rightarrow PCLATH<7:5>						
Status A	Affected:	None							
Encodin	ig:	110k	kkkk	kkkk	kkkl				
Descript		The thirtee loaded into upper eigh PCLATH.	anywhere within an 8K page boundary. The thirteen bit immediate value is loaded into PC bits <12:0>. Then the upper eight bits of PC are loaded into PCLATH. GOTO is always a two-cycle instruction.						
Words:		1							
Cycles:		2							
Q Cycle	Activity:								
	Q1	Q2	Q3	5	Q4				
C	Decode	Read literal 'k'<7:0>	Execu	ute	NOP				
For	ced NOP	NOP	Execu	ute	NOP				
Example	<u>e</u> :	GOTO THE	RE						
Afte	er Instruct	tion							
PC = Address (THERE)									

SLEEP	de						
Syntax:	[label]	[label] SLEEP					
Operands:	None						
Operation:	$\begin{array}{l} 00h \rightarrow W \\ 0 \rightarrow WD \\ 1 \rightarrow \overline{TO}; \\ 0 \rightarrow \overline{PD} \end{array}$	/DT; T postsca	ler;				
Status Affected	I: TO, PD						
Encoding:	0000	0000	0000	0011			
Description:	cleared. T set. Watch are cleare The proce	The power down status bit (\overline{PD}) is cleared. The time-out status bit (\overline{TO}) is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.					
Words:	1	1					
Cycles:	1	1					
Q Cycle Activit	y:						
Q1	Q2	Q3		Q4			
Decode	Read register PCLATH	Execute	e	NOP			
Example:	SLEEP						
Before Ins TO = PD =	?						
After Instru TO = PD = † If WDT caus	uction 1 † 0 ses wake-up, t	his bit is c	leared				

† If WDT causes wake-up, this bit is cleared

SUE	SUBLW Subtract WREG from Literal								
Synt	tax:	[[<i>label</i>] SUBLW k						
Ope	rands:	0	$\leq k$	≤ 2	55				
Ope	ration:	k	— (V	VRE	$\Xi G) \rightarrow (N)$	VRE	G)		
Stat	us Affected:	C	DV, C	, D	C, Z				
Enc	oding:	Γ	101	1	0010	kkł	k	kkkk	
Des	cription:	li		k'. T	subtracte he result			e eight bit ⊢in	
Wor	ds:	1							
Cycl	les:	1							
QC	ycle Activity:								
	Q1		Q2		Q3			Q4	
	Decode	-	Read eral 'k	۲'	Execu	ite		Vrite to WREG	
Exa	<u>mple 1</u> :	S	UBLW	1 (Ox02				
	Before Instru WREG C After Instruct WREG	= =	ר 1 ? 1						
<u>Exa</u>	C Z mple <u>2</u> :	=	A 10.1 10.1						
	Before Instru WREG C	ictior = =	ר 2 ?						
<u>Exa</u>	After Instruct WREG C Z mple <u>3</u> :	tion = = =	0 1 1	; re	esult is ze	ero			
	Before Instru WREG C	ictior = =	ר 3 ?						
	After Instruct WREG C Z	tion = = =	FF 0 1		's comple esult is ne		·		

17.1 DC CHARACTERISTICS:

PIC17C42-16 (Commercial, Industrial) PIC17C42-25 (Commercial, Industrial)

DC CHARA	CTERIS	STICS	Standard Operating	-	-		ns (unless otherwise stated)
						-40°C	
		1	1			0°C	\leq TA \leq +70°C for commercial
Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D001	Vdd	Supply Voltage	4.5	_	5.5	V	
D002	Vdr	RAM Data Retention Voltage (Note 1)	1.5 *	-	-	V	Device in SLEEP mode
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	-	Vss	-	V	See section on Power-on Reset for details
D004	SVDD	VDD rise rate to ensure internal Power-on Reset signal	0.060*	_	_	mV/ms	See section on Power-on Reset for details
D010	IDD	Supply Current	_	3	6	mA	Fosc = 4 MHz (Note 4)
D011		(Note 2)	-	6	12 *	mA	Fosc = 8 MHz
D012			-	11	24 *	mA	Fosc = 16 MHz
D013			-	19	38	mA	Fosc = 25 MHz
D014			-	95	150	μA	Fosc = 32 kHz WDT enabled (EC osc configuration)
D020	IPD	Power-down Current	_	10	40	μA	VDD = 5.5V, WDT enabled
D021		(Note 3)	-	< 1	5	μA	VDD = 5.5V, WDT disabled

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or VSS, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads need to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: $VDD / (2 \cdot R)$. For capacitive loads, The current can be estimated (for an individual I/O pin) as (CL $\cdot VDD$) $\cdot f$

CL = Total capacitive load on the I/O pin; f = average frequency on the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

						itions	(unless otherwise stated)			
			Operating temperature							
DC CHARA	CTERI	STICS	-40°C ≤TA≤+85°C for industrial and 0°C <ta≤+70°c commercial<="" for="" td=""></ta≤+70°c>							
					· ·		$TA \leq +70^{\circ}C$ for commercial			
			Operating voltage VDD range as described in Section 17.1							
Parameter										
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
		Output Low Voltage								
D080	VOL	I/O ports (except RA2 and RA3)	_	_	0.1VDD	V	IOL = 4 mA			
D081		with TTL buffer	_	_	0.4	V	IOL = 6 mA, VDD = 4.5V			
							Note 6			
D082		RA2 and RA3	_	_	3.0	V	IOL = 60.0 mA, VDD = 5.5V			
D083		OSC2/CLKOUT	_	_	0.4	V	IOL = 2 mA, VDD = 4.5 V			
		(RC and EC osc modes)								
		Output High Voltage (Note 3)								
D090	Vон	I/O ports (except RA2 and RA3)	0.9Vdd	_	_	V	ЮН = -2 mA			
D091		with TTL buffer	2.4	_	_	V	Юн = -6.0 mA, VDD = 4.5V			
							Note 6			
D092		RA2 and RA3	_	_	12	V	Pulled-up to externally applied			
							voltage			
D093		OSC2/CLKOUT	2.4	_	_	V	Юн = -5 mA, VDD = 4.5V			
		(RC and EC osc modes)								
		Capacitive Loading Specs on								
		Output Pins								
D100	Cosc ₂	OSC2 pin	_	_	25 ††	pF	In EC or RC osc modes when			
							OSC2 pin is outputting			
							CLKOUT.			
							External clock is used to drive			
							OSC1.			
D101	Cio	All I/O pins and OSC2	-	-	50 ††	pF				
		(in RC mode)								
D102	CAD	System Interface Bus	-	-	100 ††	pF	In Microprocessor or			
		(PORTC, PORTD and PORTE)					Extended Microcontroller			
							mode			

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

the Design guidance to attain the AC timing specifications. These loads are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/Vpp pin may be kept in this range at times other than programming, but this is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

18.0 PIC17C42 DC AND AC CHARACTERISTICS

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are ensured to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation.

TABLE 18-1: PIN CAPACITANCE PER PACKAGE TYPE

Pin Name	Typical Capacitance (pF)								
	40-pin DIP	44-pin PLCC	44-pin MQFP	44-pin TQFP					
All pins, except MCLR, VDD, and VSS	10	10	10	10					
MCLR pin	20	20	20	20					

FIGURE 18-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE



Applicable Devices 42 R42 42A 43 R43 44





FIGURE 18-16: IOL vs. VOL, VDD = 3V



Applicable Devices 42 R42 42A 43 R43 44









FIGURE 19-9: USART MODULE: SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



TABLE 19-9: SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param	Course	Characteristic		Min	Truck	Max	Unite	Conditions
No.	Sym	Characteristic		wiin	Тур†	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER &						
		SLAVE)	PIC17CR42/42A/43/R43/44	—	-	50	ns	
		Clock high to data out valid	PIC17LCR42/42A/43/R43/44	1 —	-	75	ns	
121	TckRF	Clock out rise time and fall time	PIC17CR42/42A/43/R43/44	—	—	25	ns	
		(Master Mode)	PIC17LCR42/42A/43/R43/44	—	—	40	ns	
122	TdtRF	Data out rise time and fall time	PIC17CR42/42A/43/R43/44	—	—	25	ns	
			PIC17LCR42/42A/43/R43/44	—	—	40	ns	
+	Data in "T	yp" column is at 5V, 25°C unless	otherwise stated. These parameters	are for	design	guidan	ce only	and are not

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 19-10: USART MODULE: SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



TABLE 19-10: SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data hold before CK↓ (DT hold time)	15		_	ns	
126	TckL2dtl	Data hold after CK \downarrow (DT hold time)	15	_	_	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC16C7X Family of Devices

E.5

Clock Memory Peripherals Features Features Clock Memory Peripherals Features Features Clock Memory Peripherals Features	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	TMR0 — — — 4 4 13 3.0-6.0 Yes — 18-pin DIP, SOIC	IMR0 4 4 13 3.0-6.0 Yes 18-pin DIP, SOIC; 20-pin SSOP 20-pi	TMR0, 1 SPI/I ² C - 5 8 22 2.5-6.0 Yes 28-pin SDIP, SOIC, SSOP TMR1, TMR2 - 5 8 22 2.5-6.0 Yes 28-pin SDIP, SOIC, SSOP	TMR0, 2 SPI/I ² C, - 5 11 22 3.0-6.0 Yes - 28-pin SDIP, SOIC TMR1, TMR2 USART	TMR0, 2 SPI/I ² C, 5 11 22 2.5-6.0 Yes Yes 28-pin SDIP, SOIC TMR1, TMR2 USART	TMR0, 2 SPI/I ² C, Yes 8 12 33 3.0-6.0 Yes - 40-pin DIP; TMR1, TMR2 USART 12 33 3.0-6.0 Yes - 40-pin DIP;	TMR0, 2 SPI/I ² C, Yes 8 12 33 2.5-6.0 Yes 40-pin DIP; TMR1, TMR2 USART 12 33 2.5-6.0 Yes 44-pin PLCC, MQFP, TQFP	All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.
TO LAND LOLD TO LOLD	TMR0	TMR0	TMR0	TMR0, TMR1, TM	TMR0, TMR1, TM	TMR0, TMR1, TM	TMR0, TMR1, TM	TMR0, TMR1, TM	All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable c capability.
10 TO LONG	36 044	36	89	128	192	192	192	192	y device
	512 512	ź	Ϋ́	2K	44 A	4 K	4K	4 K	⁷ Family
	20 10	20	20	20	20	20	20	20	C16/17 vility.
	PIC16C710	PIC16C71	PIC16C711	PIC16C72	PIC16C73	PIC16C73A ⁽¹⁾	PIC16C74	PIC16C74A ⁽¹⁾	All PIC16/ capability.

Requirements 160 Table 17-10: Serial Port Synchronous Receive Requirements 160 Table 17-11: Memory Interface Write Requirements 161 Table 17-12: Memory Interface Read Requirements 162 Table 18-1: Pin Capacitance per Package Type 163 Table 18-2: RC Oscillator Frequencies 165 Table 19-1: Cross Reference of Device Specs for Oscillator Configurations and Frequencies of Operation (Commercial Devices) 176 Table 19-2: External Clock Timing Requirements 184 Table 19-3: CLKOUT and I/O Timing Requirements 185 Table 19-4: Reset, Watchdog Timer, Oscillator Start-Up Timer and 160
Requirements160Table 17-11:Memory Interface Write Requirements161Table 17-12:Memory Interface Read Requirements162Table 18-1:Pin Capacitance per Package Type163Table 18-2:RC Oscillator Frequencies165Table 19-1:Cross Reference of Device Specs for Oscillator Configurations and Frequencies of Operation (Commercial Devices)176Table 19-2:External Clock Timing Requirements184Table 19-3:CLKOUT and I/O Timing Requirements185Table 19-4:Reset, Watchdog Timer,185
Table 17-11:Memory Interface Write Requirements 161Table 17-12:Memory Interface Read Requirements 162Table 18-1:Pin Capacitance per Package Type 163Table 18-2:RC Oscillator Frequencies
Table 17-12:Memory Interface Read Requirements162Table 18-1:Pin Capacitance per Package Type
Table 17-12:Memory Interface Read Requirements162Table 18-1:Pin Capacitance per Package Type
Table 18-2:RC Oscillator Frequencies
Table 19-1:Cross Reference of Device Specs for Oscillator Configurations and Frequencies of Operation (Commercial Devices)
Oscillator Configurations and Frequencies of Operation (Commercial Devices)
of Operation (Commercial Devices)176 Table 19-2: External Clock Timing Requirements184 Table 19-3: CLKOUT and I/O Timing Requirements185 Table 19-4: Reset, Watchdog Timer,
Table 19-2:External Clock Timing Requirements 184Table 19-3:CLKOUT and I/O Timing Requirements 185Table 19-4:Reset, Watchdog Timer,
Table 19-3:CLKOUT and I/O Timing Requirements 185Table 19-4:Reset, Watchdog Timer,
Table 19-4: Reset, Watchdog Timer,
Occillator Start Lip Timor and
Power-Up Timer Requirements186
Table 19-5: Timer0 Clock Requirements
Table 19-6: Timer1, Timer2, and Timer3 Clock
Requirements187
Table 19-7: Capture Requirements
Table 19-8: PWM Requirements
Table 19-9: Synchronous Transmission
Requirements189
Table 19-10: Synchronous Receive Requirements 189
Table 19-11: Memory Interface Write Requirements
(Not Supported in PIC17LC4X Devices)190
Table 19-12: Memory Interface read Requirements
(Not Supported in PIC17LC4X Devices) 191
Table 20-1: Pin Capacitance per Package Type
Table 20-2: RC Oscillator Frequencies 195
Table E-1: Pin Compatible Devices

LIST OF EQUATIONS

16 x 16 Unsigned Multiplication
Algorithm50
16 x 16 Signed Multiplication
Algorithm51