

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F²MC-8FX
Core Size	8-Bit
Speed	16MHz
Connectivity	I²C, SIO, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	55
Program Memory Size	60KB (60K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.98K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 4x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb95f378epmc1-g-sne2




■ MB95370L Series


■ MB95370L Serie Part number											
Part number											
	MB95F374E	MB95F376E	MB95F378E	MB95F374L	MB95F376L	MB95F378L					
Parameter											
Туре			Flash mem	ory product							
Clock supervisor counter	It supervises the m	ain clock oscillation	1.								
Flash memory ca- pacity	20 Kbyte	20 Kbyte 36 Kbyte 60 Kbyte 20 Kbyte 36 Kbyte 60 Kbyte									
RAM capacity	496 bytes	1008 bytes	2032 bytes	496 bytes	1008 bytes	2032 bytes					
Low-voltage detection reset		Yes			No						
Reset input			Dedi	cated							
CPU functions	Instruction bit letInstruction lengthData bit lengthMinimum instruction	Number of basic instructions : 136 Instruction bit length : 8 bits Instruction length : 1 to 3 bytes Data bit length : 1, 8 and 16 bits Minimum instruction execution time : 61.5 ns (machine clock frequency = 16.25 MHz) Interrupt processing time : 0.6 µs (machine clock frequency = 16.25 MHz)									
General-purpose I/O	I/O ports (Max):CMOS I/O: 52N-ch open drain										
Time-base timer	Interval time: 0.256	6 ms - 8.3 s (externa	al clock frequency =	4 MHz)							
Hardware/software watchdog timer		n cycle n clock at 10 MHz: ´ ck can be used as ti		he hardware watch	dog timer.						
Wild register	It can be used to re	eplace three bytes o	of data.								
I ² C	Bus error functionDetecting transn	nding and receiving on and arbitration funitting direction func epeated generation function	nction ction	ions							
UART/SIO	2 channels Data transfer with UART/SIO is enabled. It has a full duplex double buffer, variable data length (5/6/7/8 bits), a built-in baud rate generator and an error detection function. It uses the NRZ type transfer format. LSB-first data transfer and MSB-first data transfer are available to use. Clock-asynchronous (UART) serial data transfer and clock-synchronous (SIO) serial data transfer is enabled.										
8/10-bit A/D con-	4 channels			· · · · · · · · · · · · · · · · · · ·							
verter	8-bit or 10-bit resol	ution can be selecte	ed.								
	2 channels										
8/16-bit composite timer	 It has built-in tim 	e configured as an "8 er function, PWC fu an be selected from arre wave.	unction, PWM funct	on and input captur	e function.						



5. Pin Assignment










7. Pin Description (MB95370L Series)

Pin no.	Pin name	I/O circuit type*	Function
1	AV _{CC}	_	A/D converter power supply pin
2	P16		General-purpose I/O port
2	PPG10	Н	8/16-bit PPG ch. 1 output pin
2	P15	Н	General-purpose I/O port
3	PPG11		8/16-bit PPG ch. 1 output pin
	P14		General-purpose I/O port
	UCK0		UART/SIO ch. 0 clock I/O pin
4	EC0	н	8/16-bit composite timer ch. 0 clock input pin The pin can also be used as the event counter input pin when the event counter function is used.
	TI0		16-bit reload timer ch. 0 input pin
	P13		General-purpose I/O port
5	ADTG	н	A/D trigger input (ADTG) pin
	TO01		8/16-bit composite timer ch. 0 output pin
6	P12		General-purpose I/O port
6	DBG	С	DBG input pin
7	P11		General-purpose I/O port
7	UO0	Н	UART/SIO ch. 0 data output pin
0	P10	G	General-purpose I/O port
8	UI0	G	UART/SIO ch. 0 data input pin
9	P24	1	General-purpose I/O port
9	SDA0	'	I ² C data I/O pin
10	P23	ı	General-purpose I/O port
10	SCL0		I ² C clock I/O pin
11	P22	11	General-purpose I/O port
11	TO00	Н	8/16-bit composite timer ch. 0 output pin
12	P21	11	General-purpose I/O port
12	PPG01	Н	8/16-bit PPG ch. 0 output pin
13	P20	Н	General-purpose I/O port
13	PPG00	П	8/16-bit PPG ch. 0 output pin
14	X0	Α	Main clock oscillation pin
15	X1	А	Main clock oscillation pin
16	V _{ss}	_	Power supply pin (GND)
17	V _{CC}		Power supply pin
18	P90		General-purpose I/O port
10	V3	- R	LCDC drive power supply pin



Type	Circuit	Remarks
I	Standby control CMOS input Hysteresis input N-ch	■ N-ch open drain output ■ CMOS input ■ Hysteresis input
J	Pull-up control P-ch Digital output N-ch	 ■ CMOS output ■ Hysteresis input ■ Analog input ■ Pull-up control available
	Analog input A/D control Standby control Hysteresis input	
M	P-ch Digital output Digital output LCD output LCD control Standby control Hysteresis input	■ CMOS output ■ LCD output ■ Hysteresis input
N	P-ch Digital output Digital output LCD output LCD control Standby control Hysteresis input CMOS input	 ■ CMOS output ■ LCD output ■ Hysteresis input ■ CMOS input





9. Notes On Device Handling

■ Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating.

In a CMOS IC, if a voltage higher than V_{CC} or a voltage lower than V_{SS} is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "18.1 Absolute Maximum Ratings" of "Electrical Characteristics" is applied to the V_{CC} pin or the V_{SS} pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

■ Stabilizing supply voltage

Supply voltage must be stabilized.


A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the V_{CC} power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in V_{CC} ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard V_{CC} value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

■ Notes on using the external clock


When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.






11. Recommended Layout

■ GND wire should be placed around X0, X1, X0A and X1A
The recommended layout method illustrated in following diagram aims to avoid noise coupled between the oscillator pins and GPIO, which may cause the main oscillator or the sub oscillator to malfunction.






12. Block Diagram (MB95310L Series)





■ Memory Maps





15. I/O Map (MB95310L Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000 _H	PDR0	Port 0 data register	R/W	00000000 _B
0001 _H	DDR0	Port 0 direction register	R/W	00000000 _B
0002 _H	PDR1	Port 1 data register	R/W	00000000 _B
0003 _H	DDR1	Port 1 direction register	R/W	00000000 _B
0004 _H	_	(Disabled)	_	_
0005 _H	WATR	Oscillation stabilization wait time setting register	R/W	11111111 _B
0006 _H	PLLC	PLL control register	R/W	00000000 _B
0007 _H	SYCC	System clock control register	R/W	XXXXXX11 _B
0008 _H	STBC	Standby control register	R/W	00000XXX _B
0009 _H	RSRR	Reset source register	R/W	000XXXXX _B
000A _H	TBTC	Time-base timer control register	R/W	00000000 _B
000B _H	WPCR	Watch prescaler control register	R/W	00000000 _B
000C _H	WDTC	Watchdog timer control register	R/W	00000000 _B
000D _H	SYCC2	System clock control register 2	R/W	XX100011 _B
000E _H	PDR2	Port 2 data register	R/W	00000000 _B
000F _H	DDR2	Port 2 direction register	R/W	00000000 _B
0010 _H , 0011 _H	_	(Disabled)	_	_
0012 _H	PDR4	Port 4 data register	R/W	00000000 _B
0013 _H	DDR4	Port 4 direction register	R/W	00000000 _B
0014 _H	PDR5	Port 5 data register	R/W	00000000 _B
0015 _H	DDR5	Port 5 direction register	R/W	00000000 _B
0016 _H	PDR6	Port 6 data register	R/W	00000000 _B
0017 _H	DDR6	Port 6 direction register	R/W	00000000 _B
0018 _H				
to 001B _H	_	(Disabled)	-	_
001C _H	PDR9	Port 9 data register	R/W	00000000 _B
001D _H	DDR9	Port 9 direction register	R/W	00000000 _B
001E _H	PDRA	Port A data register	R/W	00000000 _B
001F _H	DDRA	Port A direction register	R/W	00000000 _B
0020 _H	PDRB	Port B data register	R/W	00000000 _B
0021 _H	DDRB	Port B direction register	R/W	00000000 _B
0022 _H	PDRC	Port C data register	R/W	00000000 _B
0023 _H	DDRC	Port C direction register	R/W	00000000 _B
0024 _H , 0025 _H	_	(Disabled)		_



Address	Register abbreviation	Register name	R/W	Initial value
0026 _H	PDRE	Port E data register	R/W	00000000 _B
0027 _H	DDRE	Port E direction register	R/W	00000000 _B
0028 _H , 0029 _H	_	(Disabled)	_	_
002A _H	PDRG	Port G data register	R/W	00000000 _B
002B _H	DDRG	Port G direction register	R/W	00000000 _B
002C _H	PUL0	Port 0 pull-up register	R/W	00000000 _B
002D _H	PUL1	Port 1 pull-up register	R/W	00000000 _B
002E _H	PUL2	Port 2 pull-up register	R/W	00000000 _B
002F _H , 0030 _H	_	(Disabled)		_
0031 _H	PUL5	Port 5 pull-up register	R/W	00000000 _B
0032 _H , 0033 _H	_	(Disabled)	_	_
0034 _H	PUL9	Port 9 pull-up register	R/W	00000000 _B
0035 _H	PULG	Port G pull-up register	R/W	00000000 _B
0036 _H	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	00000000 _B
0037 _H	T00CR1	8/16-bit composite timer 00 status control register 1 ch. 0	R/W	00000000 _B
0038 _H	T11CR1	8/16-bit composite timer 11 status control register 1 ch. 1	R/W	00000000 _B
0039 _H	T10CR1	8/16-bit composite timer 10 status control register 1 ch. 1	R/W	00000000 _B
003A _H	PC01	8/16-bit PPG01 control register ch. 0	R/W	00000000 _B
003B _H	PC00	8/16-bit PPG00 control register ch. 0	R/W	00000000 _B
003C _H	PC11	8/16-bit PPG11 control register ch. 1	R/W	00000000 _B
003D _H	PC10	8/16-bit PPG10 control register ch. 1	R/W	00000000 _B
003E _H	TMCSRH	16-bit reload timer control status register upper ch. 0	R/W	00000000 _B
003F _H	TMCSRL	16-bit reload timer control status register lower ch. 0	R/W	00000000 _B
0040 _H to	_	(Disabled)	_	_
0047 _H	EIC00	External interrupt circuit control register ch. 0/ch. 1	R/W	0000000
0048 _H	EIC00	External interrupt circuit control register ch. 0/ch. 1	R/W	00000000 _B
	EIC20	External interrupt circuit control register ch. 2/ch. 5	R/W	00000000B
004A _H	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	00000000 _B
004B _H	LIUJU	External interrupt circuit control register cir. 0/cir. /	FX/ V V	OOOOOOOB
004D _H	_	(Disabled)		_
004E _H	LVDR	LVD reset voltage selection ID register	R/W	00000000 _B
004F _H	LVDC	LVD control register	R/W	X000000X _B
0050 _H to 0055 _H	_	(Disabled)	_	_



Address	Register abbreviation	Register name	R/W	Initial value
0079 _H	ILR0	Interrupt level setting register 0	R/W	11111111 _B
007A _H	ILR1	Interrupt level setting register 1	R/W	11111111 _B
007B _H	ILR2	Interrupt level setting register 2	R/W	11111111 _B
007C _H	ILR3	Interrupt level setting register 3	R/W	11111111 _B
007D _H	ILR4	Interrupt level setting register 4	R/W	11111111 _B
007E _H	ILR5	Interrupt level setting register 5	R/W	11111111 _B
007F _H	_	(Disabled)	_	_
0F80 _H	WRARH0	Wild register address setting register (upper) ch. 0	R/W	00000000 _B
0F81 _H	WRARL0	Wild register address setting register (lower) ch. 0	R/W	00000000 _B
0F82 _H	WRDR0	Wild register data setting register ch. 0	R/W	00000000 _B
0F83 _H	WRARH1	Wild register address setting register (upper) ch. 1	R/W	00000000 _B
0F84 _H	WRARL1	Wild register address setting register (lower) ch. 1	R/W	00000000 _B
0F85 _H	WRDR1	Wild register data setting register ch. 1	R/W	00000000 _B
0F86 _H	WRARH2	Wild register address setting register (upper) ch. 2	R/W	00000000 _B
0F87 _H	WRARL2	Wild register address setting register (lower) ch. 2	R/W	00000000 _B
0F88 _H	WRDR2	Wild register data setting register ch. 2	R/W	00000000 _B
0F89 _H to 0F91 _H	_	(Disabled)	_	_
0F92 _H	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	00000000 _B
0F93 _H	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	00000000 _B
0F94 _H	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	00000000 _B
0F95 _H	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	00000000 _B
0F96 _H	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000 _B
0F97 _H	T11CR0	8/16-bit composite timer 11 status control register 0 ch. 1	R/W	00000000 _B
0F98 _H	T10CR0	8/16-bit composite timer 10 status control register 0 ch. 1	R/W	00000000 _B
0F99 _H	T11DR	8/16-bit composite timer 11 data register ch. 1	R/W	00000000 _B
0F9A _H	T10DR	8/16-bit composite timer 10 data register ch. 1	R/W	00000000 _B
0F9B _H	TMCR1	8/16-bit composite timer 10/11 timer mode control register ch. 1	R/W	00000000 _B
0F9C _H	PPS01	8/16-bit PPG01 cycle setting buffer register ch. 0	R/W	11111111 _B
0F9D _H	PPS00	8/16-bit PPG00 cycle setting buffer register ch. 0	R/W	11111111 _B
0F9E _H	PDS01	8/16-bit PPG01 duty setting buffer register ch. 0	R/W	11111111 _B
0F9F _H	PDS00	8/16-bit PPG00 duty setting buffer register ch. 0	R/W	11111111 _B
0FA0 _H	PPS11	8/16-bit PPG11 cycle setting buffer register ch. 1	R/W	11111111 _B
0FA1 _H	PPS10	8/16-bit PPG10 cycle setting buffer register ch. 1	R/W	11111111 _B
0FA2 _H	PDS11	8/16-bit PPG11 duty setting buffer register ch. 1	R/W	11111111 _B
0FA3 _H	PDS10	8/16-bit PPG10 duty setting buffer register ch. 1	R/W	11111111 _B



Address	Register abbreviation	Register name	R/W	Initial value
0060 _H	IBCR00	I ² C bus control register 0	R/W	00000001 _B
0061 _H	IBCR10	I ² C bus control register 1	R/W	00000000 _B
0062 _H	IBCR0	I ² C bus status register	R	00000000 _B
0063 _H	IDDR0	I ² C data register	R/W	00000000 _B
0064 _H	IAAR0	I ² C address register	R/W	00000000 _B
0065 _H	ICCR0	I ² C clock control register	R/W	00000000 _B
0066 _H to 006B _H	_	(Disabled)	_	_
006C _H	ADC1	8/10-bit A/D converter control register 1	R/W	00000000 _B
006D _H	ADC2	8/10-bit A/D converter control register 2	R/W	00000000 _B
006E _H	ADDH	8/10-bit A/D converter data register upper	R/W	00000000 _B
006F _H	ADDL	8/10-bit A/D converter data register lower	R/W	00000000 _B
0070 _H	WCSR	Watch counter status register	R/W	00000000 _B
0071 _H	FSR2	Flash memory status register 2	R/W	00000000 _B
0072 _H	FSR	Flash memory status register	R/W	000X0000 _B
0073 _H	SWRE0	Flash memory sector write control register 0	R/W	00000000 _B
0074 _H	FSR3	Flash memory status register 3	R	00000000 _B
0075 _H	_	(Disabled)	_	_
0076 _H	WREN	Wild register address compare enable register	R/W	00000000 _B
0077 _H	WROR	Wild register data test setting register	R/W	00000000 _B
0078 _H	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079 _H	ILR0	Interrupt level setting register 0	R/W	11111111 _B
007A _H	ILR1	Interrupt level setting register 1	R/W	11111111 _B
007B _H	ILR2	Interrupt level setting register 2	R/W	11111111 _B
007C _H	ILR3	Interrupt level setting register 3	R/W	11111111 _B
007D _H	ILR4	Interrupt level setting register 4	R/W	11111111 _B
007E _H	ILR5	Interrupt level setting register 5	R/W	11111111 _B
007F _H	_	(Disabled)	_	_
0F80 _H	WRARH0	Wild register address setting register (upper) ch. 0	R/W	00000000 _B
0F81 _H	WRARL0	Wild register address setting register (lower) ch. 0	R/W	00000000 _B
0F82 _H	WRDR0	Wild register data setting register ch. 0	R/W	00000000 _B
0F83 _H	WRARH1	Wild register address setting register (upper) ch. 1	R/W	00000000 _B
0F84 _H	WRARL1	Wild register address setting register (lower) ch. 1	R/W	00000000 _B
0F85 _H	WRDR1	Wild register data setting register ch. 1	R/W	00000000 _B
0F86 _H	WRARH2	Wild register address setting register (upper) ch. 2	R/W	00000000 _B
0F87 _H	WRARL2	Wild register address setting register (lower) ch. 2	R/W	00000000 _B
0F88 _H	WRDR2	Wild register data setting register ch. 2	R/W	00000000 _B



18.4 AC Characteristics

18.4.1 Clock Timing

 $(V_{CC} = 3.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

D	0	D:	0	Value			11!4	Dde-
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
				1.00	_	16.25	MHz	When the main oscillation circuit is used
				1.00	_	32.50	MHz	When the main external clock is used
	F _{CH}	X0, X1		3.00	_	8.13	MHz	Main PLL multiplied by 2
				3.00	_	6.5	MHz	Main PLL multiplied by 2.5
				3.00	_	4.06	MHz	Main PLL multiplied by 4
				12.25	12.5	12.75	MHz	
				9.8	10	10.2	MHz	Operating conditions: The main CR clock is used.
Clock frequen-		_		7.84	8	8.16	MHz	• T _A = -10°C to +85°C
су	_		_	0.98	1	1.02	MHz	
	F _{CRH}			12.1875	12.5	12.8125	MHz	
		_		9.75	10	10.25	MHz	Operating conditions:
				7.8	8	8.2	MHz	 The main CR clock is used. T_A = -40°C to -10°C
				0.975	1	1.025	MHz	
	L	V04 V14		_	32.768	_	kHz	When the sub-oscillation circuit is used
	F _{CL}	X0A, X1A		_	32.768	_	kHz	When the sub-external clock is used
	F _{CRL}	_		50	100	200	kHz	When the sub-CR clock is used
	+	X0, X1		61.5	_	1000	ns	When the main oscillation circuit is used
Clock cycle time	t _{HCYL}	λυ, λ1	_	30.8	_	1000	ns	When the external clock is used
	t _{LCYL}	X0A, X1A		_	30.5	_	μs	When the subclock is used
Input clock	t _{WH1}	X0		61.5	_	_	ns	When using external clock and the duty ra-
pulse width	t _{WH2}	X0A	_	_	15.2	_	μs	tio is about 30% to 70%
Input clock rise time and fall time	t _{CR} t _{CF}	X0, X0A	X1: open	_	_	5	ns	When the external clock is used
CR oscillation	t _{CRHWK}	_	_	_	_	150	μs	When the main CR clock is used
start time	t _{CRLWK}	_	_	_	_	10	μs	When the sub-CR clock is used



18.4.2 Source Clock/Machine Clock

 $(V_{CC} = 3.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Doromotor	Cumbal	Pin		Value		Unit	Remarks		
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks		
			61.5	_	2000	ns	When the main oscillation clock is used Min: F _{CH} = 8.125 MHz, multiplied by the PLL multiplier of 2 Max: F _{CH} = 1 MHz, divided by 2		
Source clock cy-	t _{SCLK}	_	80	_	1000	ns	When the main CR clock is used Min: F _{CRH} = 12.5 MHz Max: F _{CRH} = 1 MHz		
			-	61	-	μs	When the sub-oscillation clock is used F _{CL} = 32.768 kHz, divided by 2		
			-	20	-	μs	When the sub-CR clock is used F _{CRL} = 100 kHz, divided by 2		
	Е		0.50	_	16.25	MHz	When the main oscillation clock is used		
Source clock fre-	F _{SP}		1	_	12.5	MHz	When the main CR clock is used		
quency	F _{SPL}	_	_	16.384	_	kHz	When the sub-oscillation clock is used		
		SPL	_	50	_	kHz	When the sub-CR clock is used F _{CRL} = 100 kHz, divided by 2		
			61.5	_	32000	ns	When the main oscillation clock is used Min: F _{SP} = 16.25 MHz, no division Max: F _{SP} = 0.5 MHz, divided by 16		
Machine clock cy- cle time* ² (minimum instruc-			80		16000	ns	When the main CR clock is used Min: F _{SP} = 12.5 MHz Max: F _{SP} = 1 MHz, divided by 16		
tion execution time)	t _{MCLK}		61	_	976.5	μs	When the sub-oscillation clock is used Min: F _{SPL} = 16.393 kHz, no division Max: F _{SPL} = 16.393 kHz, divided by 16		
			20	_	320	μs	When the sub-CR clock is used Min: F _{SPL} = 50 kHz, no division Max: F _{SPL} = 50 kHz, divided by 16		
	E		0.031	_	16.25	MHz	When the main oscillation clock is used		
Machine clock fre-	F _{MP}		0.0625	_	12.5	MHz	When the main CR clock is used		
quency		_	1.024	_	16.384	kHz	When the sub-oscillation clock is used		
4	F _{MPL}		3.125	_	50	kHz	When the sub-CR clock is used F _{CRL} = 100 kHz		

^{*1:} This is the clock before it is divided according to the division ratio set by the machine clock divide ratio select bits (SYCC:DIV1 and DIV0). This source clock is divided to become a machine clock according to the division ratio set by the machine clock divide ratio select bits (SYCC:DIV1 and DIV0). In addition, a source clock can be selected from the following.


- Main clock divided by 2
- PLL multiplication of main clock (select from 2, 2.5, 4 multiplication)
- Main CR clock divided by 2
- Subclock divided by 2
- Sub-CR clock divided by 2

(Continued)


Document Number: 002-07519 Rev. *A



- *2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.
 - · Source clock (no division)
 - Source clock divided by 4
 - Source clock divided by 8
 - Source clock divided by 16







- *1: This is the default LVD reset clear threshold: 1.93 V \pm 0.10 V. It can also be set to 2.40 V \pm 0.15 V or 2.95 V \pm 0.15 V.
- *2: If the LVD reset clear threshold is set to 2.95 V ± 0.15 V, the slope from 10 MHz to 16.25 MHz should be a horizontal line.
- *3: The operating voltage becomes 3.1 V if the LVD reset clear threshold is set to 2.95 V \pm 0.15 V.
- *4: The source clock frequency becomes 14.375 MHz if the LVD reset clear threshold is set to 2.40 V \pm 0.15 V.

18.4.3 External Reset

$$(V_{CC} = 3.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$$

Parameter	Symbol	Value		Unit	Remarks	
Farailletei	Syllibol	Min	Max	Oilit		
	t _{RSTL}	2 t _{MCLK} *1	-	ns	In normal operation	
RST "L" level pulse width		Oscillation time of the oscillator*2 + 100	1	μs	In stop mode, subclock mode, subsleep mode, watch mode, and power-on	
		100	_	μs	In time-base timer mode	

^{*1:} See "(2) Source Clock/Machine Clock" for t_{MCLK}.

Document Number: 002-07519 Rev. *A

^{*2:} The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of μs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several μs and several ms.



18.4.8 I²C Timing

 $(V_{CC} = 3.0 \text{ V} \pm 10\%, \text{AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{T}_{A} = -40^{\circ}\text{C to} +85^{\circ}\text{C})$

					Va	lue		
Parameter	Symbol	I Pin name	Conditions	Conditions Standard-mode			Fast-mode	
				Min	Max	Min	Max	
SCL clock frequency	f _{SCL}	SCL0		0	100	0	400	kHz
(Repeat) Start condition hold time SDA ¬ Ø SCL ¬	t _{HD;STA}	SCL0, SDA0		4.0	_	0.6	_	μs
SCL clock "L" width	t _{LOW}	SCL0		4.7	_	1.3	_	μs
SCL clock "H" width	t _{HIGH}	SCL0		4.0	_	0.6	_	μs
(Repeat) Start condition setup time SCL $f \varnothing$ SDA \neg	t _{SU;STA}	SCL0, SDA0	R = 1.7 kΩ,	4.7	_	0.6	_	μѕ
Data hold time $SCL \neg \varnothing SDA \neg f$	t _{HD;DAT}	SCL0, SDA0	C = 50 pF* ¹	0	3.45* ²	0	0.9* ³	μs
Data setup time SDA $\neg f \varnothing$ SCL f	t _{SU;DAT}	SCL0, SDA0		0.25	_	0.1	_	μs
$\begin{array}{c} \text{Stop condition setup} \\ \text{time SCL } f \varnothing \text{ SDA } f \end{array}$	t _{SU;STO}	SCL0, SDA0		4.0	_	0.6	_	μs
Bus free time be- tween stop condition and start condition	t _{BUF}	SCL0, SDA0		4.7	_	1.3	_	μs

^{*1:} R represents the pull-up resistor of the SCL0 and SDA0 lines, and C the load capacitor of the SCL0 and SDA0 lines.

(Continued)

Document Number: 002-07519 Rev. *A


^{*2:} The maximum t_{HD;DAT} in the Standard-mode is applicable only when the time during which the device is holding the SCL signal at "L" (t_{LOW}) does not extend.

^{*3:} A Fast-mode I^2C -bus device can be used in a Standard-mode I^2C -bus system, provided that the condition of $t_{SU;DAT} \ge 250$ ns is fulfilled.



19. Sample Characteristics

· Power supply current temperature characteristics





Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Lighting & Power Control

Memory

PSoC

cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/powerpsoc

cypress.com/pewerpsoc

cypress.com/memory

cypress.com/psoc

Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless/RF cypress.com/wireless

PSoC® Solutions

cypress.com/psoc PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation 2010-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties and the countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress in not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-07519 Rev. *A Revised April 06, 2016 Page 80 of 80