



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	17
Program Memory Size	3.5КВ (2К х 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-VFQFN Exposed Pad
Supplier Device Package	20-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1507-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIN ALLOCATION TABLE

	•					•	, , ,					
O/I	20-Pin PDIP/SOIC/SSOP	20-Pin QFN/UQFN	ADC	Reference	CWG	NCO	CLC	Timers	PWM	Interrupt	Pull-up	Basic
RA0	19	16	AN0	—				_	_	IOC	Y	ICSPDAT
RA1	18	15	AN1	VREF+	_	_	_	—	—	IOC	Y	ICSPCLK
RA2	17	14	AN2	-	CWG1FLT	—	CLC1	тоскі	PWM3	INT/ IOC	Y	—
RA3	4	1	—	—	_	_	CLC1IN0	—	—	IOC	Y	MCLR VPP
RA4	3	20	AN3	—	_	_	_	T1G	_	IOC	Y	CLKOUT
RA5	2	19	_	—	_	NCO1CLK	_	T1CKI	_	IOC	Y	CLKIN
RB4	13	10	AN10	—	_	_	_	_	_	IOC	Y	—
RB5	12	9	AN11	—	_	_	_	—	_	IOC	Y	—
RB6	11	8		_				_		IOC	Y	_
RB7	10	7		—				_	_	IOC	Y	_
RC0	16	13	AN4	—	_	—	CLC2	—	—	-	—	—
RC1	15	12	AN5	—	_	NCO1	_	—	PWM4	_	—	—
RC2	14	11	AN6	—	_	_	_	—	_	_	—	—
RC3	7	4	AN7	—	_	_	CLC2IN0	—	PWM2	_	—	_
RC4	6	3	_	—	CWG1B	_	CLC2IN1	—	_	_	—	—
RC5	5	2	_	-	CWG1A	—	CLC1 ⁽¹⁾	—	PWM1	_	—	
RC6	8	5	AN8	-	_	NCO1 ⁽¹⁾		-	—	—	—	—
RC7	9	6	AN9		_		CLC1IN1		—	_		—
Vdd	1	18	—	—	—	—	—	—	—	—	—	Vdd
Vss	20	17	_	—	_		_	-	—	—	—	Vss

TABLE 1: 20-PIN ALLOCATION TABLE (PIC16(L)F1507)

Note 1: Alternate pin function selected with the APFCON (Register 11-1) register.

		(/								
	BANK 8		BANK 9		BANK 10		BANK 11		BANK 12		BANK 13		BANK 14		BANK 15
400h	Core Registers (Table 3-2)	480h	Core Registers (Table 3-2)	500h	Core Registers (Table 3-2)	580h	Core Registers (Table 3-2)	600h	Core Registers (Table 3-2)	680h	Core Registers (Table 3-2)	700h	Core Registers (Table 3-2)	780h	Core Registers (Table 3-2)
40Bh		48Bh		50Bh		58Bh		60Bh		68Bh		70Bh		78Bh	
40Ch	_	48Ch	—	50Ch		58Ch	_	60Ch	_	68Ch	_	70Ch		78Ch	_
40Dh		48Dh	_	50Dh	—	58Dh		60Dh	_	68Dh		70Dh	—	78Dh	
40Eh		48Eh	_	50Eh	—	58Eh		60Eh	-	68Eh		70Eh	—	78Eh	-
40Fh	—	48Fh	—	50Fh	—	58Fh	—	60Fh	—	68Fh	—	70Fh	—	78Fh	—
410h	—	490h	—	510h	—	590h	_	610h	—	690h	_	710h	—	790h	—
411h	_	491h	_	511h	_	591h	_	611h	PWM1DCL	691h	CWG1DBR	711h	—	791h	—
412h	—	492h	—	512h		592h		612h	PWM1DCH	692h	CWG1DBF	712h	—	792h	—
413h	-	493h	_	513h	—	593h	_	613h	PWM1CON	693h	CWG1CON0	713h	—	793h	—
414h	—	494h	—	514h	—	594h	_	614h	PWM2DCL	694h	CWG1CON1	714h	—	794h	—
415h	—	495h	—	515h	—	595h	—	615h	PWM2DCH	695h	CWG1CON2	715h	—	795h	—
416h	—	496h	—	516h	—	596h	_	616h	PWM2CON	696h	_	716h	—	796h	—
417h	_	497h	—	517h		597h		617h	PWM3DCL	697h	_	717h	—	797h	—
418h		498h	NCO1ACCL	518h	—	598h		618h	PWM3DCH	698h		718h	—	798h	-
419h	_	499h	NCO1ACCH	519h	—	599h	_	619h	PWM3CON	699h	_	719h	—	799h	_
41Ah		49Ah	NCO1ACCU	51Ah	—	59Ah		61Ah	PWM4DCL	69Ah		71Ah	—	79Ah	-
41Bh		49Bh	NCO1INCL	51Bh	—	59Bh		61Bh	PWM4DCH	69Bh		71Bh	—	79Bh	
41Ch		49Ch	NCO1INCH	51Ch	_	59Ch	_	61Ch	PWM4CON	69Ch		71Ch	—	79Ch	-
41Dh	—	49Dh	—	51Dh	—	59Dh	_	61Dh	—	69Dh	_	71Dh	—	79Dh	—
41Eh	_	49Eh	NCO1CON	51Eh		59Eh		61Eh	—	69Eh	_	71Eh	—	79Eh	—
41Fh		49Fh	NCO1CLK	51Fh	—	59Fh		61Fh	_	69Fh		71Fh	—	79Fh	
420h		4A0h		520h		5A0h		620h		6A0h		720h		7A0h	
	Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'
46Fh		4EFh		56Fh		5EFh		66Fh		6EFh		76Fh		7EFh	
470h 47Fh	Common RAM (Accesses 70h – 7Fh)	4F0h 4FFh	Common RAM (Accesses 70h – 7Fh)	570h	Common RAM (Accesses 70h – 7Fh)	5F0h	Common RAM (Accesses 70h – 7Fh)	670h	Common RAM (Accesses 70h – 7Fh)	6F0h	Common RAM (Accesses 70h – 7Fh)	770h 77Fh	Common RAM (Accesses 70h – 7Fh)	7F0h 7FFh	Common RAM (Accesses 70h – 7Fh)
				1		1		1		1		1]	
	BANK 16		BANK 17		BANK 18		BANK 19		BANK 20		BANK 21		BANK 22		BANK 23
800h	Core Registers (Table 3-2)	880h	Core Registers (Table 3-2)	900h	Core Registers (Table 3-2)	980h	Core Registers (Table 3-2)	A00h	Core Registers (Table 3-2)	A80h	Core Registers (Table 3-2)	B00h	Core Registers (Table 3-2)	B80h	Core Registers (Table 3-2)
80Bh		88Bh		90Bh		98Bh		A0Bh		A8Bh		B0Bh		B8Bh	

TABLE 3-3: PIC16(L)F1507 MEMORY MAP (CONTINUED)

	BANK 16		BANK 17		BANK 18		BANK 19		BANK 20		BANK 21		BANK 22		BANK 23
800h	Core Registers (Table 3-2)	880h	Core Registers (Table 3-2)	900h	Core Registers (Table 3-2)	980h	Core Registers (Table 3-2)	A00h	Core Registers (Table 3-2)	A80h	Core Registers (Table 3-2)	B00h	Core Registers (Table 3-2)	B80h	Core Registers (Table 3-2)
80Bh		88Bh		90Bh		98Bh		A0Bh		A8Bh		B0Bh		B8Bh	
80Ch		88Ch		90Ch		98Ch		A0Ch		A8Ch		B0Ch		B8Ch	
	Unimplemented Read as '0'		Unimplemente Read as '0'												
86Fh		8EFh		96Fh		9EFh		A6Fh		AEFh		B6Fh		BEFh	
870h	Common RAM (Accesses 70h – 7Fh)	8F0h	Common RAM (Accesses 70h – 7Fh)	970h	Common RAM (Accesses 70h – 7Fh)	9F0h	Common RAM (Accesses 70h – 7Fh)	A70h	Common RAM (Accesses 70h – 7Fh)	AF0h	Common RAM (Accesses 70h – 7Fh)	B70h	Common RAM (Accesses 70h – 7Fh)	BF0h	Common RAM (Accesses 70h – 7Fh)
87Fh	-	8FFh	-	97Fh		9FFh		A7Fh		AFFh		B7Fh		BFFh	

Legend: = Unimplemented data memory locations, read as '0'

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 2											
10Ch	LATA	—	—	LATA5	LATA4	_	LATA2	LATA1	LATA0	xx -xxx	uu -uuu
10Dh	LATB	LATB7	LATB6	LATB5	LATB4			_	_	xxxx	uuuu
10Eh	LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	XXXX XXXX	uuuu uuuu
10Fh to 115h	_	Unimplemen	Unimplemented							-	_
116h	BORCON	SBOREN	BORFS	—	_			—	BORRDY	10q	uuu
117h	FVRCON	FVREN	FVRRDY	TSEN	TSRNG			ADF∖	/R<1:0>	0q0000	0q0000
118h to 11Ch	_	Unimplemen	ted							-	_
11Dh	APFCON	_	_	_	_	—	—	CLC1SEL	NCO1SEL	00	00
11Eh	_	Unimplemen	ted							-	_
11Fh	-	Unimplemen	ted							—	—
Bank 3											
18Ch	ANSELA	—	—	-	ANSA4		ANSA2	ANSA1	ANSA0	1 -111	1 -111
18Dh	ANSELB	_	_	ANSB5	ANSB4	_	_	—	_	11	11
18Eh	ANSELC	ANSC7	ANSC6	—	—	ANSC3	ANSC2	ANSC1	ANSC0	11 1111	11 1111
18Fh	_	Unimplemen	ted							—	—
190h	_	Unimplemen	ted							—	—
191h	PMADRL	Flash Progra	m Memory A	ddress Regis	ter Low Byte					0000 0000	0000 0000
192h	PMADRH	(2)	Flash Progra	Im Memory A	ddress Regis	ster High Byte	9			1000 0000	1000 0000
193h	PMDATL	Flash Progra	m Memory R	ead Data Reg	gister Low By	te				xxxx xxxx	uuuu uuuu
194h	PMDATH	_	_	Flash Progra	am Memory F	Read Data Re	egister High I	Byte		xx xxxx	uu uuuu
195h	PMCON1	(2)	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	1000 x000	1000 q000
196h	PMCON2	Flash Progra	m Memory C	ontrol Registe	er 2					0000 0000	0000 0000
197h	VREGCON ⁽¹⁾	_	_	_	_	_	_	VREGPM	Reserved	01	01
198h to 19Fh	—	Unimplemen	ted							-	_

TABLE 3-5: S	SPECIAL FUNCTION REGISTER S	SUMMARY (CONTINUED)
--------------	-----------------------------	-----------	------------

 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.
 PIC16F1507 only.
 Unimplemented, read as '1'. Legend: Note 1: 2:

	J-J. J			N KEOIS							
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 1	0										
50Ch to 51Fh	_	Unimplemen	ited							_	_
Bank 1	1										
58Ch to 59Fh	_	Unimplemen	ited							_	_
Bank 1	2										
60Ch to 610h	_	Unimplemen	ited							_	_
611h	PWM1DCL	PWM1D	CL<7:6>	—	—	—	—	—	—	00	00
612h	PWM1DCH		_		PWM1	DCH<7:0>		-		xxxx xxxx	uuuu uuuu
613h	PWM1CON0	PWM1EN	PWM10E	PWM10UT	PWM1POL	—	_	—	_	0000	0000
614h	PWM2DCL	PWM2D	OCL<7:6>	—	—	—	—	—	_	00	00
615h	PWM2DCH				PWM2	DCH<7:0>				xxxx xxxx	uuuu uuuu
616h	PWM2CON0	PWM2EN	PWM2OE	PWM2OUT	PWM2POL	—	—	—	_	0000	0000
617h	PWM3DCL	PWM3D	CL<7:6>	_	—	-	—	—		00	00
618h	PWM3DCH				PWM3	DCH<7:0>				xxxx xxxx	uuuu uuuu
619h	PWM3CON0	PWM3EN	PWM3OE	PWM3OUT	PWM3POL	_	—	—		0000	0000
61Ah	PWM4DCL	PWM4D	CL<7:6>	—	_	—	—	—		00	00
61Bh	PWM4DCH				PWM4	DCH<7:0>				xxxx xxxx	uuuu uuuu
61Ch	PWM4CON0	PWM4EN	PWM40E	PWM4OUT	PWM4POL	—	—	—	_	0000	0000
61Dh to 61Fh	_	Unimplemen	ited							_	_
Bank 1	3										
68Ch to 690h	_	Unimplemen	ited	1							_
691h	CWG1DBR	_	_			CWG1	DBR<5:0>			00 0000	00 0000
692h	CWG1DBF	—	—			CWG1	1DBF<5:0>	-		xx xxxx	xx xxxx
693h	CWG1CON0	G1EN	G10EB	G10EA	G1POLB	G1POLA	_	—	G1CS0	0000 00	0000 00
694h	CWG1CON1	G1ASD	LB<1:0>	G1ASD	LA<1:0>	_		G1IS<2:0>		0000 -000	0000 -000
695h	CWG1CON2	G1ASE	G1ARSEN	—	—	—	—	G1ASDSFLT	G1ASDSCLC2	0000	0000
696h to 69Fh	_	Unimplemen	ited							_	_

TABLE 3-5 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

 Legend:
 x = unknown, u = unchanged, g = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16F1507 only.

 2:
 Unimplemented, read as '1'.

10.2.3 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:

- 1. Load the PMADRH:PMADRL register pair with any address within the row to be erased.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Set the FREE and WREN bits of the PMCON1 register.
- 4. Write 55h, then AAh, to PMCON2 (Flash programming unlock sequence).
- 5. Set control bit WR of the PMCON1 register to begin the erase operation.

See Example 10-2.

After the "BSF PMCON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions immediately following the WR bit set instruction. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the PMCON1 write instruction.



FLASH PROGRAM MEMORY ERASE FLOWCHART



10.5 Write Verify

It is considered good programming practice to verify that program memory writes agree with the intended value. Since program memory is stored as a full page then the stored program memory contents are compared with the intended data stored in RAM after the last write is complete.

FIGURE 10-8: FLASH PROGRAM MEMORY VERIFY FLOWCHART



R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	U-0	U-0	U-0	U-0				
WPUB7	WPUB6	WPUB5	WPUB4	—	—	—	—				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets							
'1' = Bit is set '0' = Bit is cleared											

REGISTER 11-11: WPUB: WEAK PULL-UP PORTB REGISTER^{(1),(2)}

bit 7-4	WPUB<7:4> : Weak Pull-up Register bits
	1 = Pull-up enabled
	0 = Pull-up disabled

bit 3-0 Unimplemented: Read as '0'

- Note 1: Global WPUEN bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.
 - 2: The weak pull-up device is automatically disabled if the pin is configured as an output.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	-	—	ANSB5	ANSB4		-	—	—	103
APFCON	-	_	—	_	_	_	CLC1SEL	NCO1SEL	96
LATB	LATB7	LATB6	LATB5	LATB4			_	—	103
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		133
PORTB	RB7	RB6	RB5	RB4	_	_	—	—	102
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	—	—	102
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	_	_	_	_	104

 TABLE 11-6:
 SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTB.**Note 1:**Unimplemented, read as '1'.

TABLE 11-7: SUMMARY OF CONFIGURATION WORD WITH PORTB

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
0015104	13:8	_	_	—		CLKOUTEN	BORE	N<1:0>	—	20
CONFIGT	7:0	CP	MCLRE	PWRTE	WDTE	E<1:0>		FOSC	<1:0>	38

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by PORTB.

15.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive

FIGURE 15-1: ADC BLOCK DIAGRAM

approximation and stores the conversion result into the ADC result registers (ADRESH:ADRESL register pair). Figure 15-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.



REGISTER 15-4: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADRE	S<9:2>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	x = Bit is unkn	own	-n/n = Value a	at POR and BC	R/Value at all	other Resets	
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 **ADRES<9:2>**: ADC Result Register bits Upper eight bits of 10-bit conversion result

REGISTER 15-5: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ADRES | S<1:0> | — | — | — | — | — | — |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 **ADRES<1:0>**: ADC Result Register bits Lower two bits of 10-bit conversion result

bit 5-0 **Reserved**: Do not use.

FIGURE 17-6:	TIMER1 GATE SINGLE	E-PULSE AND TOGGLE COMBI	NED MODE
TMR1GE			
T1GPOL			
T1GSPM			
T1GTM			
T1GG <u>O/</u> DONE	 Set by software Counting enabled 	on	Cleared by hardware on falling edge of T1GVAL
t1g_in			
тіскі			
T1GV <u>AL</u>			
Timer1	Ν	N + 1 N + 2 N + 3 N + 4	4
TMR1GIF	 Cleared by software 	Set by hardware on falling edge of T1GVAL —●	Cleared by software





R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG4D4T	LCxG4D4N	LCxG4D3T	LCxG4D3N	LCxG4D2T	LCxG4D2N	LCxG4D1T	LCxG4D1N
bit 7						-	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	LCxG4D4T: (Gate 4 Data 4 T	rue (non-invei	rted) bit			
	1 = lcxd4T is	gated into lcxg	j4				
hit C	0 = 100041 is	not gated into	ICX94	tod) bit			
DILO	$1 = \log dAN$ is	gated into love	vegateu (inver	ted) bit			
	0 = lcxd4N is	not gated into	lcxg4				
bit 5	LCxG4D3T: O	Gate 4 Data 3 T	rue (non-invei	rted) bit			
	1 = Icxd3T is	gated into lcxg	14				
	0 = Icxd3T is	not gated into	lcxg4				
bit 4	LCxG4D3N:	Gate 4 Data 3 I	Negated (inver	rted) bit			
	1 = lcxd3N is	gated into lcx	j4 Jova4				
hit 3		Fato 4 Data 2 T	iuxy4 Truo (non invoi	rtad) bit			
bit 5	$1 = \log d2T$ is	ale 4 Dala 2 1	10e (11011-111Ve) 14	iteu) bit			
	0 = lcxd2T is	not gated into	lcxg4				
bit 2	LCxG4D2N:	Gate 4 Data 2 I	Negated (inver	rted) bit			
	1 = Icxd2N is	gated into Icxo	g4				
	0 = Icxd2N is	not gated into	lcxg4				
bit 1	LCxG4D1T: 0	Gate 4 Data 1 T	rue (non-inve	rted) bit			
	1 = cxd1 is	gated into loxg	j4 Jexe4				
bit 0		Tiol galed Into	Negated (inver	rted) hit			
bit 0	1 = lcxd1N is	dated into Icxo	14				
	0 = lcxd1N is	not gated into	lcxg4				

REGISTER 20-8: CLCxGLS3: GATE 4 LOGIC SELECT REGISTER

21.0 NUMERICALLY CONTROLLED OSCILLATOR (NCO) MODULE

The Numerically Controlled Oscillator (NCOx) module is a timer that uses the overflow from the addition of an increment value to divide the input frequency. The advantage of the addition method over simple counter driven timer is that the resolution of division does not vary with the divider value. The NCOx is most useful for applications that require frequency accuracy and fine resolution at a fixed duty cycle.

Features of the NCOx include:

- 16-bit increment function
- Fixed Duty Cycle (FDC) mode
- Pulse Frequency (PF) mode
- Output pulse width control
- Multiple clock input sources
- Output polarity control
- Interrupt capability

Figure 21-1 is a simplified block diagram of the NCOx module.

21.1 NCOx Operation

The NCOx operates by repeatedly adding a fixed value to an accumulator. Additions occur at the input clock rate. The accumulator will overflow with a carry periodically, which is the raw NCOx output (NCO_overflow). This effectively reduces the input clock by the ratio of the addition value to the maximum accumulator value. See Equation 21-1.

The NCOx output can be further modified by stretching the pulse or toggling a flip-flop. The modified NCOx output is then distributed internally to other peripherals and optionally output to a pin. The accumulator overflow also generates an interrupt (NCO_interrupt).

The NCOx period changes in discrete steps to create an average frequency. This output depends on the ability of the receiving circuit (i.e., CWG or external resonant converter circuitry) to average the NCOx output to reduce uncertainty.

21.1.1 NCOx CLOCK SOURCES

Clock sources available to the NCOx include:

- HFINTOSC
- Fosc
- LC1_out
- CLKIN pin

The NCOx clock source is selected by configuring the NxCKS<2:0> bits in the NCOxCLK register.

EQUATION 21-1:

FOVERFLOW= <u>NCO Clock Frequency × Increment Value</u>

 2^n

n = Accumulator width in bits

21.1.2 ACCUMULATOR

The accumulator is a 20-bit register. Read and write access to the accumulator is available through three registers:

- NCOxACCL
- NCOxACCH
- NCOxACCU

21.1.3 ADDER

The NCOx adder is a full adder, which operates independently from the system clock. The addition of the previous result and the increment value replaces the accumulator value on the rising edge of each input clock.

21.1.4 INCREMENT REGISTERS

The increment value is stored in two 8-bit registers making up a 16-bit increment. In order of LSB to MSB they are:

- NCOxINCL
- NCOxINCH

When the NCO module is enabled, the NCOxINCH should be written first, then the NCOxINCL register. Writing to the NCOxINCL register initiates the increment buffer registers to be loaded simultaneously on the second rising edge of the NCOx_clk signal.

The registers are readable and writable. The increment registers are double-buffered to allow value changes to be made without first disabling the NCOx module.

When the NCO module is disabled, the increment buffers are loaded immediately after a write to the increment registers.

Note: The increment buffer registers are not user-accessible.

24.2 Instruction Descriptions

ADDFSR	Add Literal to FSRn
Syntax:	[label] ADDFSR FSRn, k
Operands:	$-32 \le k \le 31$ n \in [0, 1]
Operation:	$FSR(n) + k \rightarrow FSR(n)$
Status Affected:	None
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.
	FSRn is limited to the range 0000h -

FFFFh. Moving beyond these bounds will cause the FSR to wrap-around.

ANDLW	AND literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the 8-bit literal 'k'. The result is placed in the W register.

ADDLW	Add literal and W		
Syntax:	[<i>label</i>] ADDLW k		
Operands:	$0 \le k \le 255$		
Operation:	$(W) + k \to (W)$		
Status Affected:	C, DC, Z		
Description:	The contents of the W register are added to the 8-bit literal 'k' and the result is placed in the W register.		

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ADDWF	Add W and f		
Syntax:	[<i>label</i>] ADDWF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	(W) + (f) \rightarrow (destination)		
Status Affected:	C, DC, Z		
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.		

ASRF	Arithmetic Right Shift
Syntax:	[<i>label</i>]ASRF f{,d}
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in[0,1] \end{array}$
Operation:	(f<7>)→ dest<7> (f<7:1>) → dest<6:0>, (f<0>) → C,
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in

register 'f'.

H	•	register f	-	С	

A	DD	w	FC

ADD W and CARRY bit to f

Syntax:	[label] ADDWFC f {,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(W) + (f) + (C) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Add W, the Carry flag and data mem- ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.

ΜΟΥΨΙ	Move W to INDFn
Syntax:	[<i>label</i>] MOVWI ++FSRn [<i>label</i>] MOVWIFSRn [<i>label</i>] MOVWI FSRn++ [<i>label</i>] MOVWI FSRn [<i>label</i>] MOVWI k[FSRn]
Operands:	n ∈ [0,1] mm ∈ [00,01, 10, 11] -32 ≤ k ≤ 31
Operation:	$\label{eq:W} \begin{split} W &\rightarrow INDFn \\ \text{Effective address is determined by} \\ \bullet \ FSR + 1 \ (\text{preincrement}) \\ \bullet \ FSR + 1 \ (\text{preincrement}) \\ \bullet \ FSR + k \ (\text{relative offset}) \\ \text{After the Move, the FSR value will be either:} \\ \bullet \ FSR + 1 \ (\text{all increments}) \\ \bullet \ FSR + 1 \ (\text{all increments}) \\ \text{Unchanged} \end{split}$
Status Affected:	None

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP

OPTION	Load OPTION_REG Register with W
Syntax:	[label] OPTION
Operands:	None
Operation:	$(W) \to OPTION_REG$
Status Affected:	None
Description:	Move data from W register to OPTION_REG register.

RESET	Software Reset
Syntax:	[label] RESET
Operands:	None
Operation:	Execute a device Reset. Resets the nRI flag of the PCON register.
Status Affected:	None
Description:	This instruction provides a way to execute a hardware Reset by soft- ware.





























FIGURE 26-55: SLEEP MODE, WAKE PERIOD WITH HFINTOSC SOURCE, VREGPM = 0, PIC16F1507 ONLY



27.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

27.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]