

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	17
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-UFQFN Exposed Pad
Supplier Device Package	20-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1507-i-gz

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Peripheral Features (Continued):

- Two Configurable Logic Cell (CLC) modules:
 - 16 selectable input source signals
 - Four inputs per module
 - Software control of combinational/sequential logic/state/clock functions
- · Numerically Controlled Oscillator (NCO):
 - 20-bit accumulator
 - 16-bit increment
 - True linear frequency control
 - High-speed clock input

- Selectable Output modes
 - Fixed Duty Cycle (FDC) mode
 - Pulse Frequency (PF) mode
- · Complementary Waveform Generator (CWG):
 - Eight selectable signal sources
 - Selectable falling and rising edge dead-band _ control
 - Polarity control _
 - Four auto-shutdown sources
 - Multiple input sources: PWM, CLC, NCO

Device	Data Sheet Index	Program Memory Flash (words)	Data SRAM (bytes)	ا/O،s ⁽²⁾	10-bit ADC (ch)	Comparators	DAC	Timers (8/16-bit)	РWМ	EUSART	MSSP (I ² C/SPI)	CWG	СГС	NCO	Debug ⁽¹⁾	XLP
PIC12(L)F1501	(1)	1024	64	6	4	1	1	2/1	4	_		1	2	1	Н	—
PIC16(L)F1503	(2)	2048	128	12	8	2	1	2/1	4		1	1	2	1	Н	
PIC16(L)F1507	(3)	2048	128	18	12			2/1	4			1	2	1	Н	
PIC16(L)F1508	(4)	4096	256	18	12	2	1	2/1	4	1	1	1	4	1	I/H	Y
PIC16(L)F1509	(4)	8192	512	18	12	2	1	2/1	4	1	1	1	4	1	I/H	Y

Note 1: Debugging Methods: (I) - Integrated on Chip; (H) - using Debug Header; (E) - using Emulation Header. One pin is input-only. 2:

Data Sheet Index: (Unshaded devices are described in this document.)

- 1: DS40001615 PIC12(L)F1501 Data Sheet, 8-Pin Flash, 8-bit Microcontrollers.
- 2: DS40001607

PIC16(L)F1503 Data Sheet, 14-Pin Flash, 8-bit Microcontrollers. PIC16(L)F1507 Data Sheet, 20-Pin Flash, 8-bit Microcontrollers.

3: DS40001586

4: DS40001609 PIC16(L)F1508/9 Data Sheet, 20-Pin Flash, 8-bit Microcontrollers.

Note: For other small form-factor package availability and marking information, please visit http://www.microchip.com/packaging or contact your local sales office.

							•	,			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 3	1										
F8Ch — FE3h	—	Unimplemen	ited							-	-
FE4h	STATUS_ SHAD	—	—	-	_	-	Z_SHAD	DC_SHAD	C_SHAD	xxx	uuu
FE5h	WREG_ SHAD	Working Reg	gister Shadow							XXXX XXXX	uuuu uuuu
FE6h	BSR_ SHAD	-	-	-	Bank Selec	t Register Sh	adow			x xxxx	u uuuu
FE7h	PCLATH_ SHAD	-	Program Counter Latch High Register Shadow								uuuu uuuu
FE8h	FSR0L_ SHAD	Indirect Data	a Memory Add	Iress 0 Low F	Pointer Shado	W				XXXX XXXX	uuuu uuuu
FE9h	FSR0H_ SHAD	Indirect Data	a Memory Add	lress 0 High	Pointer Shad	ow				XXXX XXXX	uuuu uuuu
FEAh	FSR1L_ SHAD	Indirect Data	a Memory Add	Iress 1 Low F	Pointer Shado	w				XXXX XXXX	uuuu uuuu
FEBh	FSR1H_ SHAD	Indirect Data	a Memory Add	lress 1 High	Pointer Shad	ow				XXXX XXXX	uuuu uuuu
FECh	_	Unimplemen	ited							_	_
FEDh	STKPTR	_	—	-	Current Sta	ck Pointer				1 1111	1 1111
FEEh	TOSL	Top-of-Stack	Low byte							XXXX XXXX	uuuu uuuu
FEFh	TOSH	_	Top-of-Stack	High byte						-xxx xxxx	-uuu uuuu

TABLE 3-5: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

 x = unknown, u = unchanged, g = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.
 PIC16F1507 only.
 Unimplemented, read as '1'. Legend: : Note 1:

2:

4.6 Device ID and Revision ID

The memory location 8006h is where the Device ID and Revision ID are stored. The upper nine bits hold the Device ID. The lower five bits hold the Revision ID. See **Section 10.4 "User ID, Device ID and Configuration Word Access**" for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

4.7 Register Definitions: Device ID

REGISTER 4-3: DEVID: DEVICE ID REGISTER

		R	R	R	R	R	R
				DEV	<8:3>		
		bit 13					bit 8
R	R	R	R	R	R	R	R
	DEV<2:0>				REV<4:0>		
bit 7							bit 0

Legend:

R = Readable bit

'1' = Bit is set

bit 13-5 **DEV<8:0>:** Device ID bits

Device	DEVID<13:0	> Values
Device	DEV<8:0>	REV<4:0>
PIC16LF1507	10 1101 110	x xxxx
PIC16F1507	10 1101 000	x xxxx

'0' = Bit is cleared

bit 4-0 **REV<4:0>:** Revision ID bits

These bits are used to identify the revision (see Table under DEV<8:0> above).

U-0	U-0	U-0	U-0	U-0	R/W-0/0	U-0	U-0
—	—	—	—	—	NCO1IF	—	—
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is un	changed	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is se	et	'0' = Bit is clea	ared				
bit 7-3	Unimplemen	ted: Read as '	כי				
bit 2	NCO1IF: Num	nerically Contro	olled Oscillato	r Flag bit			
	1 = Interrupt i	s pending					
	0 = Interrupt i	s not pending					
bit 1-0	Unimplemen	ted: Read as '	כ'				
Note: I	nterrupt flag bits a condition occurs, re ts corresponding e nterrupt Enable b	re set when an egardless of the enable bit or th it. GIE of the	interrupt e state of e Global INTCON				

register. User software should ensure the appropriate interrupt flag bits are clear prior

to enabling an interrupt.



8.2 Low-Power Sleep Mode

This device contains an internal Low Dropout (LDO) voltage regulator, which allows the device I/O pins to operate at voltages up to 5.5V while the internal device logic operates at a lower voltage. The LDO and its associated reference circuitry must remain active when the device is in Sleep mode.

Low-Power Sleep mode allows the user to optimize the operating current in Sleep. Low-Power Sleep mode can be selected by setting the VREGPM bit of the VREGCON register, putting the LDO and reference circuitry in a low-power state whenever the device is in Sleep.

8.2.1 SLEEP CURRENT VS. WAKE-UP TIME

In the Default Operating mode, the LDO and reference circuitry remain in the normal configuration while in Sleep. The device is able to exit Sleep mode quickly since all circuits remain active. In Low-Power Sleep mode, when waking up from Sleep, an extra delay time is required for these circuits to return to the normal configuration and stabilize.

The Low-Power Sleep mode is beneficial for applications that stay in Sleep mode for long periods of time. The Normal mode is beneficial for applications that need to wake from Sleep quickly and frequently.

8.2.2 PERIPHERAL USAGE IN SLEEP

Some peripherals that can operate in Sleep mode will not operate properly with the Low-Power Sleep mode selected. The LDO will remain in the Normal Power mode when those peripherals are enabled. The Low-Power Sleep mode is intended for use with these peripherals:

- Brown-out Reset (BOR)
- Watchdog Timer (WDT)
- · External interrupt pin/Interrupt-on-change pins
- Timer1 (with external clock source)

The Complementary Waveform Generator (CWG), the Numerically Controlled Oscillator (NCO) and the Configurable Logic Cell (CLC) modules can utilize the HFINTOSC oscillator as either a clock source or as an input source. Under certain conditions, when the HFINTOSC is selected for use with the CWG, NCO or CLC modules, the HFINTOSC will remain active during Sleep. This will have a direct effect on the Sleep mode current.

Please refer to sections Section 20.5 "Operation During Sleep", 21.7 "Operation In Sleep" and 22.10 "Operation During Sleep" for more information.

Note:	The PIC16LF1507 does not have a con-
	figurable Low-Power Sleep mode.
	PIC16LF1507 is an unregulated device
	and is always in the lowest power state
	when in Sleep, with no wake-up time pen-
	alty. This device has a lower maximum
	VDD and I/O voltage than the
	PIC16F1507. See Section
	25.0 "Electrical Specifications" for
	more information.

9.6 Register Definitions: Watchdog Timer Control

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0
	_			WDTPS<4:0	>		SWDTEN
bit 7	•						bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets
'1' = Bit is set	·	'0' = Bit is clea	ared				
L							
bit 7-6	Unimpleme	nted: Read as '	0'				
bit 5-1	WDTPS<4:0	>: Watchdog Tir	mer Period S	elect bits ⁽¹⁾			
	Bit Value =	Prescale Rate					
	11111 = Re	eserved. Results	s in minimum	interval (1:32)			
	•						
	•						
	•	anamiad Deput		inton (a) (1.22)			
	10011 - Re	eserved. Results		intervar (1.52)			
	10010 = 1 :	8388608 (2 ²³) (I	Interval 256s	nominal)			
	10001 = 1:	4194304 (2 ²²) (I	Interval 128s	nominal)			
	10000 = 1:	2097152 (2 ²¹) (I	Interval 64s n	ominal)			
	01111 = 1 :	1048576 (2 ²⁰) (I	Interval 32s n	ominal)			
	01110 = 1:	524288 (2 ¹⁹) (In	iterval 16s no	minal)			
	01101 = 1:	262144 (2 ¹⁰) (In	iterval 8s non	ninal)			
	01100 = 1:	131072 (211) (IN 65536 (Interval	iterval 4s non	inal) 'Deast value)			
	01011 = 13	22769 (Interval	2s nominal) (1e nominal)	Reset value)			
	01010 = 1.	32700 (Interval	TS NOMINAI) 512 ma nami				
	01001 - 1.	10304 (IIItel Val 3 9102 (Intorivol 2)	512 ms nomin	idi)			
	01000 - 1.000	0192 (Interval 2:	28 ms nomin	al)			
	00111 - 1.0	2048 (Interval 6)	20 ms nominal)			
	00110 = 1	1024 (Interval 3)	2 ms nominal)			
	00101 = 1	512 (Interval 16	ms nominal))			
	00100 = 1	256 (Interval 8 n	ns nominal)				
	00011 = 1	128 (Interval 4 n	ns nominal)				
	000010 = 1	64 (Interval 2 m	s nominal)				
	00000 = 1	32 (Interval 1 m	s nominal)				
bit 0	SWDTEN: S	oftware Enable/	Disable for W	atchdog Timer	bit		
	<u>If WDTE<1:0</u>)> = 1x:		U U			
	This bit is igr	nored.					
	If WDTE<1.0)> = 01:					
	1 = WDT is	turned on					
	0 = WDT is	turned off					
	<u>If WDTE<1:0</u>)> = <u>00</u> :					
	This bit is igr	nored.					

REGISTER 9-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER



W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0
		Prog	gram Memoi	ry Control Regis	ster 2		
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable I	bit	U = Unimple	emented bit, rea	d as '0'	
S = Bit can only	y be set	x = Bit is unkn	nown	-n/n = Value	at POR and BC	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

REGISTER 10-6: PMCON2: PROGRAM MEMORY CONTROL 2 REGISTER

bit 7-0 Flash Memory Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the PMCON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes.

TABLE 10-3: SUMMARY OF REGISTERS ASSOCIATED WITH FLASH PROGRAM MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
PMCON1	_(1)	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	93
PMCON2	Program Memory Control Register 2								
PMADRL				PMAD	RL<7:0>				92
PMADRH	_(1)			F	MADRH<6:0	>			92
PMDATL	PMDATL<7:0>								
PMDATH	_	_			PMDAT	H<5:0>			92

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Flash program memory.

Note 1: Unimplemented, read as '1'.

TABLE 10-4: SUMMARY OF CONFIGURATION WORD WITH RESETS

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG1	13:8		—	—	—	CLKOUTEN	BOREN<1:0>		—	20
	7:0	CP	MCLRE	PWRTE	WDTE<1:0>		—	FOSC<1:0>		50
CONFIG2	13:8	_	_	LVP	DEBUG	LPBOR	BORV	STVREN	—	00
	7:0	_	_	_	_	—	—	WRT	<1:0>	39

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Resets.

U-0	U-0	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u		
—	—	LATA5	LATA4	—	LATA2	LATA1	LATA0		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
u = Bit is uncha	anged	x = Bit is unkn	iown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7-6	Unimplemented: Read as '0'								
bit 5-4	LATA<5:4>: RA<5:4> Output Latch Value bits ⁽¹⁾								

REGISTER 11-4: LATA: PORTA DATA LATCH REGISTER

Unimplemented: Read as '0'

bit 3

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

REGISTER 11-5: ANSELA: PORTA ANALOG SELECT REGISTER

U-0	U-0	U-0	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1
—	—	—	ANSA4	—	ANSA2	ANSA1	ANSA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	Unimplemented: Read as '0'
bit 4	 ANSA4: Analog Select between Analog or Digital Function on pins RA4, respectively 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled. 0 = Digital I/O. Pin is assigned to port or digital special function.
bit 3	Unimplemented: Read as '0'
bit 2-0	 ANSA<2:0>: Analog Select between Analog or Digital Function on pins RA<2:0>, respectively 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled. 0 = Digital I/O. Pin is assigned to port or digital special function.
Note 1:	When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

14.0 TEMPERATURE INDICATOR MODULE

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The circuit's range of operating temperature falls between -40°C and +85°C. The output is a voltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately. Reference Application Note AN1333, *"Use and Calibration of the Internal Temperature Indicator"* (DS01333) for more details regarding the calibration process.

14.1 Circuit Operation

Figure 14-1 shows a simplified block diagram of the temperature circuit. The proportional voltage output is achieved by measuring the forward voltage drop across multiple silicon junctions.

Equation 14-1 describes the output characteristics of the temperature indicator.

EQUATION 14-1: VOUT RANGES

High Range: VOUT = VDD - 4VT

Low Range: VOUT = VDD - 2VT

The temperature sense circuit is integrated with the Fixed Voltage Reference (FVR) module. See Section **13.0 "Fixed Voltage Reference (FVR)"** for more information.

The circuit is enabled by setting the TSEN bit of the FVRCON register. When disabled, the circuit draws no current.

The circuit operates in either high or low range. The high range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range, but may be less consistent from part to part. This range requires a higher bias voltage to operate and thus, a higher VDD is needed.

The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower bias voltage is needed to operate the circuit. The low range is provided for low voltage operation.

FIGURE 14-1: TEMPERATURE CIRCUIT DIAGRAM



14.2 Minimum Operating VDD

When the temperature circuit is operated in low range, the device may be operated at any operating voltage that is within specifications.

When the temperature circuit is operated in high range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 14-1 shows the recommended minimum VDD vs. range setting.

TABLE 14-1: RECOMMENDED VDD VS. RANGE

Min. VDD, TSRNG = 1	Min. VDD, TSRNG = 0
3.6V	1.8V

14.3 Temperature Output

The output of the circuit is measured using the internal Analog-to-Digital Converter. A channel is reserved for the temperature circuit output. Refer to **Section 15.0 "Analog-to-Digital Converter (ADC) Module**" for detailed information.

14.4 ADC Acquisition Time

To ensure accurate temperature measurements, the user must wait at least 200 μ s after the ADC input multiplexer is connected to the temperature indicator output before the conversion is performed. In addition, the user must wait 200 μ s between sequential conversions of the temperature indicator output.

15.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- · Port configuration
- · Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- · Interrupt control
- Result formatting

15.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 11.0 "I/O Ports"** for more information.

Note:	Analog voltages on any pin that is defined								
	as a digital input may cause the input								
	buffer to conduct excess current.								

15.1.2 CHANNEL SELECTION

There are 14 channel selections available:

- AN<11:0> pins
- Temperature Indicator
- FVR_buffer1

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay (TACQ) is required before starting the next conversion. Refer to **Section 15.2.6 "ADC Conversion Procedure"** for more information.

15.1.3 ADC VOLTAGE REFERENCE

The ADC module uses a positive and a negative voltage reference. The positive reference is labeled ref+ and the negative reference is labeled ref-.

The positive voltage reference (ref+) is selected by the ADPREF bits in the ADCON1 register. The positive voltage reference source can be:

- VREF+ pin
- Vdd

The negative voltage reference (ref-) source is:

Vss

15.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- · Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (internal RC oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 15-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the ADC conversion requirements in **Section 25.0 "Electrical Specifications"** for more information. Table 15-1 gives examples of appropriate ADC clock selections.

Note:	Unless using the FRC, any changes in the							
	system clock frequency will change the							
	ADC clock frequency, which may							
	adversely affect the ADC result.							

15.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

- **Note 1:** The ADIF bit is set at the completion of every conversion, regardless of whether or not the ADC interrupt is enabled.
 - **2:** The ADC operates during Sleep only when the FRC oscillator is selected.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the GIE and PEIE bits of the INTCON register must be disabled. If the GIE and PEIE bits of the INTCON register are enabled, execution will switch to the Interrupt Service Routine.

15.1.6 RESULT FORMATTING

The 10-bit ADC conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 15-3 shows the two output formats.

Rev. 10-000054A 7/30/2013 ADRESH ADRESL (ADFM = 0) MSB LSB bit 7 bit 0 bit 7 bit 0 10-bit ADC Result Unimplemented: Read as '0' (ADFM = 1) LSB MSB bit 7 bit 0 bit 7 bit 0 Unimplemented: Read as '0' 10-bit ADC Result

FIGURE 15-3: 10-BIT ADC CONVERSION RESULT FORMAT

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0			
ADFM		ADCS<2:0>		—	_	ADPREF<1:0>				
bit 7							bit C			
Legend:										
R = Readable bit W = Writable bit U = Unimplemented bit, read					ad as '0'					
u = Bit is unc	hanged	x = Bit is unkr	iown	-n/n = Value a	at POR and B	OR/Value at all	other Resets			
'1' = Bit is set		'0' = Bit is clea	10' = Bit is cleared							
	1 = Right ju loaded. 0 = Left jus loaded.	stified. Six Most tified. Six Least	: Significant b Significant bi	its of ADRESH ts of ADRESL a	are set to '0' are set to '0' v	when the conve when the conve	ersion result is ersion result is			
bit 6-4	ADCS<2:0> 000 = Fosc 001 = Fosc 010 = Fosc 011 = FRC 100 = Fosc 101 = Fosc 110 = Fosc 111 = FRC	: ADC Conversi :/2 :/8 :/32 (clock supplied :/4 :/16 :/64 (clock supplied	on Clock Sele from an intern from an intern	ect bits al RC oscillator	-)					
bit 3-2	Unimpleme	nted: Read as '	0'		/					
bit 1-0	ADPREF<1 00 = VRPOS 01 = Reserv 10 = VRPOS 11 = Reserv	Unimplemented: Read as '0' ADPREF<1:0>: ADC Positive Voltage Reference Configuration bits 00 = VRPOS is connected to VDD 01 = Reserved 10 = VRPOS is connected to external VREF+ pin ⁽¹⁾ 11 = Reserved								

Note 1: When selecting the VREF+ pin as the source of the positive reference, be aware that a minimum voltage specification exists. See **Section 25.0 "Electrical Specifications"** for details.

U-0	R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u
_	l	LCxD4S<2:0> ⁽¹⁾		—	L	CxD3S<2:0>(1)
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit				U = Unimple	mented bit, read	1 as '0'	
u = Bit is unch	anged	x = Bit is unkn	own	-n/n = Value	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ired				
bit 7	Unimplemer	nted: Read as 'o)'				
bit 6-4	LCxD4S<2:0	>: Input Data 4	Selection Co	ntrol bits ⁽¹⁾			
	111 = LCx i	n[3] is selected	for lcxd4				
	110 = LCx_i	n[2] is selected	for lcxd4				
	101 = LCx_i	n[1] is selected	for lcxd4				
	100 = LCx_i	n[0] is selected	for lcxd4				
	011 = LCx_i	n[15] is selected	l for lcxd4				
	010 = LCx_i	n[14] is selected	l for lcxd4				
	001 = LCx_i	n[13] is selected	l for lcxd4				
	000 = LCx_i	n[12] is selected	l for lcxd4				
bit 3	Unimplemer	nted: Read as 'o)'				
bit 2-0	LCxD3S<2:0	>: Input Data 3	Selection Co	ntrol bits ⁽¹⁾			
	111 = LCx i	n[15] is selected	l for lcxd3				
	110 = LCx i	n[14] is selected	l for lcxd3				
	101 = LCx i	n[13] is selected	l for lcxd3				
	100 = LCx i	n[12] is selected	l for lcxd3				
	011 = LCx i	n[11] is selected	for lcxd3				
	010 = LCx i	n[10] is selected	l for lcxd3				
	001 = LCx i	n[9] is selected	for lcxd3				
	000 = LCx_i	n[8] is selected	for lcxd3				

REGISTER 20-4: CLCxSEL1: MULTIPLEXER DATA 3 AND 4 SELECT REGISTER

Note 1: See Table 20-1 for signal names associated with inputs.



R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
GxASE	GxARSEN		_	—	—	GxASDSFLT	GxASDSCLC2
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	e bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unk	nown	-n/n = Value	at POR and BOI	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is cle	eared	q = Value de	pends on condition	ion	
bit 7	GxASE: Auto	-Shutdown Ev	ent Status bit				
	1 = An auto-s	shutdown eve	nt has occurre	ed			
	0 = No auto-s	shutdown eve	nt has occurre	ed			
bit 6	GxARSEN: A	uto-Restart E	nable bit				
	1 = Auto-rest	art is enabled					
	0 = Auto-rest	art is disabled	1				
bit 5-2	Unimplemen	ted: Read as	'0'				
bit 1	GxASDSFLT:	CWG Auto-s	hutdown on F	LT Enable bit			
1 = Shutdown when CWG1FLT input is low							
	0 = CWG1FL	I input has no	o effect on shu	utaown			
bit 0	GxASDSCLC	2: CWG Auto	-shutdown on	CLC2 Enable	bit		
	1 = Shutdown	n when CLC2	output (LC2_	out) is high			
0 = CLC2 output has no enect on shutdown							

REGISTER 22-3: CWGxCON2: CWG CONTROL REGISTER 2

TABLE 22-2: SUMMARY OF REGISTERS ASSOCIATED WITH CWG

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	—	_	ANSA4	_	ANSA2	ANSA1	ANSA0	99
CWG1CON0	G1EN	G10EB	G10EA	G1POLB	G1POLA		—	G1CS0	184
CWG1CON1	G1ASD	LB<1:0>	G1ASDLA<1:0>		-	-	G1IS<1:0>		185
CWG1CON2	G1ASE	G1ARSEN	_	_	_	_	G1ASDSFLT	G1ASDSCLC2	186
CWG1DBF	—	_	CWG1DBF<5:0>				187		
CWG1DBR	_	_	CWG1DBR<5:0>			187			
TRISA	—	—	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	98
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	106

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by CWG.

Note 1: Unimplemented, read as '1'.

24.2 Instruction Descriptions

ADDFSR	Add Literal to FSRn
Syntax:	[label] ADDFSR FSRn, k
Operands:	$-32 \le k \le 31$ n \in [0, 1]
Operation:	$FSR(n) + k \rightarrow FSR(n)$
Status Affected:	None
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.
	FSRn is limited to the range 0000h -

FFFFh. Moving beyond these bounds will cause the FSR to wrap-around.

ANDLW	AND literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the 8-bit literal 'k'. The result is placed in the W register.

ADDLW	Add literal and W		
Syntax:	[<i>label</i>] ADDLW k		
Operands:	$0 \le k \le 255$		
Operation:	$(W) + k \to (W)$		
Status Affected:	C, DC, Z		
Description:	The contents of the W register are added to the 8-bit literal 'k' and the result is placed in the W register.		

ANDWF	AND W with f	
Syntax:	[label] ANDWF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	(W) .AND. (f) \rightarrow (destination)	
Status Affected:	Z	
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.	

ADDWF	Add W and f
Syntax:	[<i>label</i>] ADDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ASRF	Arithmetic Right Shift
Syntax:	[<i>label</i>]ASRF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f<7>)→ dest<7> (f<7:1>) → dest<6:0>, (f<0>) → C,
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in

register 'f'.

H	•	register f	-	С	

A	DD	w	FC

ADD W and CARRY bit to f

Syntax:	[label] ADDWFC f {,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(W) + (f) + (C) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Add W, the Carry flag and data mem- ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.

TABLE 25-5:	MEMORY PROGRAMMING SPECIFICATIONS	

Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
		Program Memory Programming Specifications					
D110	Vінн	Voltage on MCLR/VPP pin	8.0	—	9.0	V	(Note 2)
D112	VPBE	VDD for Bulk Erase	2.7		VDDMAX	V	
D113	VPEW	VDD for Write or Row Erase	VDDMIN		VDDMAX	V	
D114	IPPPGM	Current on MCLR/VPP during Erase/Write	—	1.0	—	mA	
D115	IDDPGM	Current on VDD during Erase/Write	—	5.0	—	mA	
D121	Ер	Program Flash Memory Cell Endurance	10K	_	_	E/W	-40°C ≤ TA ≤ +85°C (Note 1)
D122	Vprw	VDD for Read/Write	VDDMIN	—	VDDMAX	V	
D123	Tiw	Self-timed Write Cycle Time	—	2	2.5	ms	
D124	TRETD	Characteristic Retention	—	40	—	Year	Provided no other specifications are violated
D125	EHEFC	High-Endurance Flash Cell	100K	—	_	E/W	$0^{\circ}C \le TA \le +60^{\circ}C$, lower byte last 128 addresses

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Self-write and Block Erase.

2: Required only if single-supply programming is disabled.

TABLE 25-6: THERMAL CHARACTERISTICS

standard Operating Conditions (unless otherwise stated)									
Param. No.	Sym.	Characteristic	Тур.	Units	Conditions				
TH01	θJA	Thermal Resistance Junction to Ambient	62.2	°C/W	20-pin DIP package				
			77.7	°C/W	20-pin SOIC package				
			87.3	°C/W	20-pin SSOP package				
			46.2	°C/W	20-pin QFN 4x4mm package				
			32.8	°C/W	20-pin UQFN 4x4mm package				
TH02	θJC	Thermal Resistance Junction to Case	27.5	°C/W	20-pin DIP package				
			23.1	°C/W	20-pin SOIC package				
			31.1	°C/W	20-pin SSOP package				
			13.2	°C/W	20-pin QFN 4x4mm package				
			27.4	°C/W	20-pin UQFN 4x4mm package				
TH03	TJMAX	Maximum Junction Temperature	150	°C					
TH04	PD	Power Dissipation	_	W	PD = PINTERNAL + PI/O				
TH05	PINTERNAL	Internal Power Dissipation	_	W	PINTERNAL = IDD x VDD ⁽¹⁾				
TH06	Pi/o	I/O Power Dissipation	_	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$				
TH07	Pder	Derated Power	_	W	Pder = PDmax (Tj - Ta)/θja ⁽²⁾				

Standard Operating Conditions (unless otherwise stated)

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature; TJ = Junction Temperature



SLEEP MODE, WAKE PERIOD WITH HFINTOSC SOURCE, PIC16LF1507 ONLY

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-917-5

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.