



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	17
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1507t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our website at www.microchip.com to receive the most current information on all of our products.

TABLE 1-2: PIC16(L)F1507 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description		
RC3/AN7/PWM2/CLC2IN0	RC3	TTL	CMOS	General purpose I/O.		
	AN7	AN	_	A/D Channel input.		
	PWM2	_	CMOS	Pulse Width Module source output.		
	CLC2IN0	ST	_	Configurable Logic Cell source input.		
RC4/CLC2IN1/CWG1B	RC4	TTL	CMOS	General purpose I/O.		
	CLC2IN1	ST	_	Configurable Logic Cell source input.		
	CWG1B	—	CMOS	CWG complementary output.		
RC5/PWM1/CLC1 ⁽¹⁾ /	RC5	TTL	CMOS	General purpose I/O.		
CWG1A	PWM1	—	CMOS	PWM output.		
	CLC1	_	CMOS	Configurable Logic Cell source output.		
	CWG1A	_	CMOS	CWG primary output.		
RC6/AN8/NCO1 ⁽¹⁾	RC6	TTL	CMOS	General purpose I/O.		
	AN8	AN	_	A/D Channel input.		
	NCO1	_	CMOS	Numerically Controlled Oscillator source output.		
RC7/AN9/CLC1IN1	RC7	TTL	CMOS	General purpose I/O.		
	AN8	AN	_	A/D Channel input.		
	CLC1IN1	ST	_	Configurable Logic Cell source input.		
VDD	Vdd	Power	_	Positive supply.		
Vss	Vss	Power	_	Ground reference.		
Legend: AN = Analog input or o	utput CMOS	= CMOS	compatil	ole input or output OD = Open Drain		

Legend: AN = Analog input or output CMOS = CMOS compatible input or output

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C^{TM} = Schmitt Trigger input with I^2C HV = High Voltage levels

XTAL = Crystal

Note 1: Alternate pin function selected with the APFCON (Register 11-1) register.

2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See **Section 7.5 "Automatic Context Saving"**, for more information.

2.2 16-Level Stack with Overflow and Underflow

These devices have a hardware stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register, and if enabled, will cause a software Reset. See **Section 3.5 "Stack"** for more details.

2.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one Data Pointer for all memory. When an FSR points to program memory, there is one additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can now also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See **Section 3.6 "Indirect Addressing"** for more details.

2.4 Instruction Set

There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See **Section 24.0 "Instruction Set Summary"** for more details.

PIC16(L)F1507

	J-J. J			N KEOIS							
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 1	0										
50Ch to 51Fh	_	Unimplemen	ited							_	_
Bank 1	1										
58Ch to 59Fh	_	Unimplemen	Inimplemented — —								
Bank 1	2										
60Ch to 610h	_	Unimplemen	Unimplemented							_	
611h	PWM1DCL	PWM1D	CL<7:6>	—	—	—	—	—	—	00	00
612h	PWM1DCH		_		PWM1	DCH<7:0>		-		xxxx xxxx	uuuu uuuu
613h	PWM1CON0	PWM1EN	PWM10E	PWM10UT	PWM1POL	—	_	—	_	0000	0000
614h	PWM2DCL	PWM2D	OCL<7:6>	—	—	—	—	—	_	00	00
615h	PWM2DCH				PWM2	DCH<7:0>				xxxx xxxx	uuuu uuuu
616h	PWM2CON0	PWM2EN	PWM2OE	PWM2OUT	PWM2POL	—	—	—	_	0000	0000
617h	PWM3DCL	PWM3D	CL<7:6>	_	—	-	—	—		00	00
618h	PWM3DCH				PWM3	DCH<7:0>				xxxx xxxx	uuuu uuuu
619h	PWM3CON0	PWM3EN	PWM3OE	PWM3OUT	PWM3POL	_	—	—		0000	0000
61Ah	PWM4DCL	PWM4D	CL<7:6>	—	_	—	—	—		00	00
61Bh	PWM4DCH				PWM4	DCH<7:0>				xxxx xxxx	uuuu uuuu
61Ch	PWM4CON0	PWM4EN	PWM40E	PWM4OUT	PWM4POL	—	—	—	_	0000	0000
61Dh to 61Fh	_	Unimplemen	ited							_	_
Bank 1	3										
68Ch to 690h	_	Unimplemen	Unimplemented								_
691h	CWG1DBR	_	_			CWG1	DBR<5:0>			00 0000	00 0000
692h	CWG1DBF	—	—			CWG1	1DBF<5:0>	-		xx xxxx	xx xxxx
693h	CWG1CON0	G1EN	G10EB	G10EA	G1POLB	G1POLA	—	—	G1CS0	0000 00	0000 00
694h	CWG1CON1	G1ASD	LB<1:0>	G1ASD	LA<1:0>	_		G1IS<2:0>		0000 -000	0000 -000
695h	CWG1CON2	G1ASE	G1ARSEN	—	—	—	—	G1ASDSFLT	G1ASDSCLC2	0000	0000
696h to 69Fh	_	Unimplemen	ited							_	_

TABLE 3-5 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

 Legend:
 x = unknown, u = unchanged, g = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16F1507 only.

 2:
 Unimplemented, read as '1'.

PIC16(L)F1507



3.5.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in Configuration Words is programmed to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

3.6 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:

- Traditional Data Memory
- Linear Data Memory
- Program Flash Memory

5.4 Register Definitions: Oscillator Control

U-0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0
_		IRCF	<3:0>		_	SCS	<1:0>
bit 7							bit 0
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimpler	nented bit, rea	id as '0'	
u = Bit is ur	nchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	OR/Value at all	other Resets
'1' = Bit is s	et	'0' = Bit is clea	ared				
bit 7	Unimplemen	ted: Read as '	0'				
bit 6-3	IRCF<3:0>:	nternal Oscillat	or Frequency	Select bits			
	1111 = 16 M	1Hz					
	1110 = 8 MH	lz					
	1101 = 4 MH	Ηz					
	1100 = 2 MH	lz					
	1011 = 1 MH	1Z					
	1010 = 500	KHZ ⁽¹⁾					
	1001 = 250	К⊓Z ⁽¹⁾ µц ,(1)					
	1000 - 123	K⊓Z`′ k∐z (dofault ur	on Posot)				
	0111 = 300	ki iz (ueiauli up kHz	ion Resel)				
	0110 - 200 0101 = 125	kHz					
	0100 = 62.5	kHz					
	$0.01 \times = 31.2$	5 kHz					
	000x = 31 k	Hz LF					
bit 2	Unimplemen	ted: Read as '	0'				
bit 1-0	SCS<1:0>: S	ystem Clock S	elect bits				
	1x = Internal	oscillator block					
	01 = Reserve	ed					
	00 = Clock de	etermined by F	OSC<1:0> in	Configuration V	/ords.		
Note 1:	Duplicate frequen	cy derived from	HFINTOSC.				

REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

11.0 I/O PORTS

Each port has three standard registers for its operation. These registers are:

- · TRISx registers (data direction)
- PORTx registers (reads the levels on the pins of the device)
- LATx registers (output latch)

Some ports may have one or more of the following additional registers. These registers are:

- · ANSELx (analog select)
- · WPUx (weak pull-up)

In general, when a peripheral is enabled on a port pin, that pin cannot be used as a general purpose output. However, the pin can still be read.

TABLE 11-1:PORT AVAILABILITY PER
DEVICE

Device	РОКТА	РОКТВ	PORTC
PIC16(L)F1507	٠	•	•

The Data Latch (LATx registers) is useful for read-modify-write operations on the value that the I/O pins are driving.

A write operation to the LATx register has the same effect as a write to the corresponding PORTx register. A read of the LATx register reads of the values held in the I/O PORT latches, while a read of the PORTx register reads the actual I/O pin value.

Ports that support analog inputs have an associated ANSELx register. When an ANSEL bit is set, the digital input buffer associated with that bit is disabled. Disabling the input buffer prevents analog signal levels on the pin between a logic high and low from causing excessive current in the logic input circuitry. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 11-1.

FIGURE 11-1: GE

GENERIC I/O PORT OPERATION



13.3 Register Definitions: FVR Control

REGISTER 13-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

R/W-0/	0 R-q/q	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
FVREN	⁽¹⁾ FVRRDY ⁽²⁾	TSEN ⁽³⁾	TSRNG ⁽³⁾	_	—	ADFVR	<1:0> ⁽¹⁾
bit 7	·						bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is u	unchanged	x = Bit is unki	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is	set	'0' = Bit is cle	ared	q = Value de	pends on condit	ion	
bit 7	FVREN: Fixe	d Voltage Refe	rence Enable	bit ⁽¹⁾			
	1 = Fixed Vo	Itage Referenc	e is enabled				
	0 = Fixed Vol	Itage Referenc	e is disabled				
bit 6	FVRRDY: Fix	ed Voltage Re	ference Ready	/ Flag bit ⁽²⁾			
	1 = Fixed Vol	Itage Referenc	e output is rea	ady for use			
	0 = Fixed Vo	Itage Referenc	e output is not	t ready or not e	enabled		
bit 5	TSEN: Tempe	erature Indicato	or Enable bit)			
	1 = Tempera	ture Indicator is	s enabled				
hit 1			s uisableu	lastion hit(3)			
DIL 4			Nor Range Se				
	0 = VOUT = V	/DD - 4VT (Fligi /DD - 2VT (Low	Range)				
bit 3-2	Unimplemen	ted: Read as '	0'				
bit 1-0	ADFVR<1:0>	: ADC FVR BI	ıffer Gain Sele	ction bit ⁽¹⁾			
	11 = ADC FV	R Buffer Gain	is 4x, with out	put voltage = 4	x VFVR (4.096V	nominal) ⁽⁴⁾	
	10 = ADC FV	R Buffer Gain	is 2x, with out	put voltage = 2	x Vfvr (2.048V	nominal) ⁽⁴⁾	
	01 = ADC FV	R Buffer Gain	is 1x, with out	put voltage = 1	x Vfvr (1.024V	nominal)	
	00 = ADC FV	R Buffer is off					
Note 1:	To minimize curren	nt consumption	when the FVF	R is disabled, tl	ne FVR buffers	should be turne	ed off by clear-
	ing the Buffer Gain	Selection bits					

- 2: FVRRDY is always '1' for the PIC16F1507 devices.
- 3: See Section 14.0 "Temperature Indicator Module" for additional information.
- 4: Fixed Voltage Reference output cannot exceed VDD.

TABLE 13-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE FIXED VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	—	-	ADFVR<1:0>		114

Legend: Shaded cells are unused by the Fixed Voltage Reference module.

15.4 ADC Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 15-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 15-4. **The maximum recommended impedance for analog sources is 10 k** Ω . As the source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 15-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

EQUATION 15-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = $50^{\circ}C$ and external impedance of $10k\Omega$ 5.0V VDD TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient = TAMP + TC + TCOFF $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD} ; [1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{CHOLD} ; [2] V_{CHOLD} charge response to V_{APPLIED} (1 - e^{\frac{-TC}{RC}}) = V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) ; combining [1] and [2]$$

Note: Where n = number of bits of the ADC.

Solving for TC:

$$Tc = -C_{HOLD}(RIC + RSS + RS) \ln(1/2047)$$

= -12.5pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)
= 1.72\mus

Therefore:

$$TACQ = 2\mu s + 1.72\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$

= 4.97\mu s

Note 1: The reference voltage (VRPOS) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is $10 \text{ k}\Omega$. This is required to meet the pin leakage specification.

16.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A software programmable prescaler is available for exclusive use with Timer0. The prescaler is enabled by clearing the PSA bit of the OPTION_REG register.

Note:	The Watchdog Timer (WDT) uses its own
	independent prescaler.

There are eight prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION_REG register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be disabled by setting the PSA bit of the OPTION_REG register.

The prescaler is not readable or writable. All instructions writing to the TMR0 register will clear the prescaler.

16.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the
	processor from Sleep since the timer is
	frozen during Sleep.

16.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the T0CKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in **Section 25.0 "Electrical Specifications"**.

16.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.

17.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- · Programmable internal or external clock source
- · 2-bit prescaler
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources

- Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- ADC Auto-Conversion Trigger(s)
- · Selectable Gate Source Polarity
- · Gate Toggle mode
- · Gate Single-Pulse mode
- Gate Value Status
 - · Gate Event Interrupt

Figure 17-1 is a block diagram of the Timer1 module.

Rev. 10-000018B 1/21/2014 T1GSS T1GSPM T1G 0 1 T0 overflow 1 T1GVAL D Q 0 Single Pulse 0 Acq. Control 1 Q1 D Q T1GPOL T1GGO/DONE _∫ ⊂ĸ Q Interrupt TMR10N set bit R TMR1GIF det T1GTM TMR1GE set flag bit TMR1IF TMR10N ΕN TMR1⁽²⁾ T1_overflow Synchronized Clock Input TMR1H TMR1L Q D 0 1 T1CLK **T1SYNC** TMR1CS<1:0> LFINTOSC 11 (1) T1CKI 10 Prescaler Synchronize⁽³⁾ Fosc 1,2,4,8 01 Internal Clock det 00 2 Fosc/4 Fosc/2 T1CKPS<1:0> Internal Clock Internal Sleep Clock Input Note 1: ST Buffer is high speed type when using T1CKI. 2: Timer1 register increments on rising edge. 3: Synchronize does not operate while in Sleep.



17.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 17-1 displays the Timer1 enable selections.

TABLE 17-1: TIMER1 ENABLE SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

17.2 Clock Source Selection

The TMR1CS<1:0> bits of the T1CON register are used to select the clock source for Timer1. Table 17-2 displays the clock source selections.

17.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

When the Fosc internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

The following asynchronous sources may be used:

- Asynchronous event on the T1G pin to Timer1 gate
- C1 or C2 comparator input to Timer1 gate

17.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI. The external clock source can be synchronized to the microcontroller system clock or it can run asynchronously.

Note: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:

- Timer1 enabled after POR
- Write to TMR1H or TMR1L
- Timer1 is disabled
- Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low.

TABLE 17-2: CLOCK SOURCE SELECTIONS

TMR1CS<1:0>	Clock Source				
11	LFINTOSC				
10	External Clocking on T1CKI Pin				
01	System Clock (Fosc)				
00	Instruction Clock (Fosc/4)				

© 2011-2015 Microchip Technology Inc.

17.8 Register Definitions: Timer1 Control

REGISTER 17-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u	U-0	R/W-0/u
TMR10	CS<1:0>	T1CKP	S<1:0>	_	T1SYNC	_	TMR10N
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'	
u = Bit is unch	anged	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-6	t 7-6 TMR1CS<1:0>: Timer1 Clock Source Select bits 11 = Timer1 clock source is LFINTOSC 10 = Timer1 clock source is T1CKI pin (on the rising edge) 01 = Timer1 clock source is system clock (Fosc) 00 = Timer1 clock source is instruction clock (Fosc/4)						
bit 5-4	T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value						
bit 3	Unimplemen	ted: Read as '	כ'				
bit 2	T1SYNC: Timer1 Synchronization Control bit 1 = Do not synchronize asynchronous clock input 0 = Synchronize asynchronous clock input with system clock (FOSC)						
bit 1	Unimplemen	ted: Read as '	D'	-			
bit 0	TMR1ON: Tir	mer1 On bit					
	1 = Enables 0 = Stops Tir	Timer1 ner1 and clears	s Timer1 gate f	ip-flop			

18.5 Register Definitions: Timer2 Control

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
_		T2OUTPS<3:0>			TMR2ON	T2CKF	'S<1:0>			
oit 7							bit			
_egend:										
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'						
u = Bit is unchanged		x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is set		'0' = Bit is cle	ared							
			-1							
Dit 7	Unimplemented: Read as '0'									
oit 6-3	T2OUTPS<	3:0>: Timer2 Ou	tput Postscale	er Select bits						
	0000 = 1:1 H	Postscaler								
	0001 = 1.2 Postscaler									
	0010 = 1.3 Fusionaler									
	0100 = 1:5 Postscaler									
	0101 = 1:6 Postscaler									
	0110 = 1:7 Postscaler									
	0111 = 1:8 Postscaler									
	1000 = 1:9 Postscaler									
	1001 = 1:10 Postscaler									
	1010 = 1:11 Postscaler									
	1011 = 1:12	1011 = 1:12 Postscaler								
	1100 = 1:13	Postscaler								
	1101 = 1:14	Postscaler								
	1110 = 1:15 Postscaler									
hit 2		Postscaler								
JIL Z										
	\perp = Timer2 is on 0 = Timer2 is off									
oit 1-0	T2CKPS<1:0>: Timer2 Clock Prescale Select bits									
	00 = Prescaler is 1									
	01 = Prescaler is 4									
	10 = Presca	ler is 16								
	11 = Presca	ler is 64								
ABLE 18-1	: SUMMAR	RY OF REGIS	TERS ASSO	CIATED WIT	H TIMER2					
							Basila			

REGISTER 18-1: T2CON: TIMER2 CONTROL REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
PIE1	TMR1GIE	ADIE	-		-	_	TMR2IE	TMR1IE	65
PIR1	TMR1GIF	ADIF	_	_	-	_	TMR2IF	TMR1IF	68
PR2	Timer2 Module Period Register								
T2CON	—	T2OUTPS<3:0>				TMR2ON	T2CKPS<1:0>		147
TMR2	Holding Register for the 8-bit TMR2 Count								145*

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module.

Page provides register information.

19.2 Register Definitions: PWM Control

REGISTER 19-1: PWMxCON: PWM CONTROL REGISTER

R/W-0/0	R/W-0/0	R-0/0	R/W-0/0	U-0	U-0	U-0	U-0		
PWMxEN	PWMxOE	PWMxOUT	PWMxPOL	_	_	—			
bit 7							bit 0		
Legend:									
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'					
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is cleared							
bit 7 PWMxEN: PWM Module Enable bit									
	1 = PWM module is enabled								
	0 = PWM module is disabled								
bit 6	Dit 6 PWMxOE: PWM Module Output Enable bit								
 1 = Output to PWMx pin is enabled 0 = Output to PWMx pin is disabled 									
bit 5	PWMxOUT: PWM Module Output Value bit								
bit 4 PWMxPOL: PWMx Output Polarity Select bit									
	1 = PWM out	tput is active-lo	W						
	0 = PWM output is active-high								
bit 3-0	Unimplemented: Read as '0'								

20.0 CONFIGURABLE LOGIC CELL (CLC)

The Configurable Logic Cell (CLCx) provides programmable logic that operates outside the speed limitations of software execution. The logic cell takes up to 16 input signals, and through the use of configurable gates, reduces the 16 inputs to four logic lines that drive one of eight selectable single-output logic functions.

Input sources are a combination of the following:

- · I/O pins
- Internal clocks
- · Peripherals
- · Register bits

The output can be directed internally to peripherals and to an output pin.

Refer to Figure 20-1 for a simplified diagram showing signal flow through the CLCx.

Possible configurations include:

- Combinatorial Logic
 - AND
 - NAND
 - AND-OR
 - AND-OR-INVERT
 - OR-XOR
 - OR-XNOR
- Latches
 - S-R
 - Clocked D with Set and Reset
 - Transparent D with Set and Reset
 - Clocked J-K with Reset





22.10 Operation During Sleep

The CWG module operates independently from the system clock and will continue to run during Sleep, provided that the clock and input sources selected remain active.

The HFINTOSC remains active during Sleep, provided that the CWG module is enabled, the input source is active, and the HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the CWG clock source, when the CWG is enabled and the input source is active, the CPU will go idle during Sleep, but the CWG will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

22.11 Configuring the CWG

The following steps illustrate how to properly configure the CWG to ensure a synchronous start:

- Ensure that the TRIS control bits corresponding to CWGxA and CWGxB are set so that both are configured as inputs.
- 2. Clear the GxEN bit, if not already cleared.
- 3. Set desired dead-band times with the CWGxDBR and CWGxDBF registers.
- 4. Setup the following controls in CWGxCON2 auto-shutdown register:
 - · Select desired shutdown source.
 - Select both output overrides to the desired levels (this is necessary even if not using auto-shutdown because start-up will be from a shutdown state).
 - Set the GxASE bit and clear the GxARSEN bit.
- 5. Select the desired input source using the CWGxCON1 register.
- 6. Configure the following controls in CWGxCON0 register:
 - · Select desired clock source.
 - Select the desired output polarities.
 - Set the output enables for the outputs to be used.
- 7. Set the GxEN bit.
- Clear TRIS control bits corresponding to CWGxA and CWGxB to be used to configure those pins as outputs.
- If auto-restart is to be used, set the GxARSEN bit and the GxASE bit will be cleared automatically. Otherwise, clear the GxASE bit to start the CWG.

22.11.1 PIN OVERRIDE LEVELS

The levels driven to the output pins, while the shutdown input is true, are controlled by the GxASDLA and GxASDLB bits of the CWGxCON1 register (Register 22-3). GxASDLA controls the CWG1A override level and GxASDLB controls the CWG1B override level. The control bit logic level corresponds to the output logic drive level while in the shutdown state. The polarity control does not apply to the override level.

22.11.2 AUTO-SHUTDOWN RESTART

After an auto-shutdown event has occurred, there are two ways to have resume operation:

- · Software controlled
- Auto-restart

The restart method is selected with the GxARSEN bit of the CWGxCON2 register. Waveforms of software controlled and automatic restarts are shown in Figure 22-5 and Figure 22-6.

22.11.2.1 Software Controlled Restart

When the GxARSEN bit of the CWGxCON2 register is cleared, the CWG must be restarted after an auto-shut-down event by software.

Clearing the shutdown state requires all selected shutdown inputs to be low, otherwise the GxASE bit will remain set. The overrides will remain in effect until the first rising edge event after the GxASE bit is cleared. The CWG will then resume operation.

22.11.2.2 Auto-Restart

When the GxARSEN bit of the CWGxCON2 register is set, the CWG will restart from the auto-shutdown state automatically.

The GxASE bit will clear automatically when all shutdown sources go low. The overrides will remain in effect until the first rising edge event after the GxASE bit is cleared. The CWG will then resume operation.









PIC16(L)F1507









THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://www.microchip.com/support