

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	13
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 6x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1076cgsp-x0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RL78/I1A 1. OUTLINE

## 1.5.2 30-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR1) or the input switch control register (ISC). See Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR1) and Figure 15-20 Format of Input Switch Control Register (ISC) in the RL78/I1A User's Manual.

RL78/I1A 1. OUTLINE

(3/3)

			(0,0)					
Item	20-pin	30-pin	38-pin					
	R5F1076C	R5F107AC, R5F107AE	R5F107DE					
Power-on-reset circuit		Power-on-reset: 1.51 V (TYP.) Power-down-reset: 1.50 V (TYP.)						
Voltage detector		, , , , , , , , , , , , , , , , , , ,						
On-chip debug function	Provided							
Power supply voltage	V <sub>DD</sub> = 2.7 to 5.5 V	V <sub>DD</sub> = 2.7 to 5.5 V						
Operating ambient temperature	$T_A = -40 \text{ to } +105^{\circ}\text{C}$ (G: Industrial applications), $T_A = -40 \text{ to } +125^{\circ}\text{C}$ (M: Industrial applications)							

(TA = -40 to +105°C, 2.7 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V <sub>IH1</sub>	P02, P03, P05, P06, P10 to P12, P20 to P22, P24 to P27, P30, P31, P40, P75 to P77, P120 to P124, P137, P147, P200 to P206, EXCLK, EXCLKS, RESET	Normal input buffer	0.8V <sub>DD</sub>		V <sub>DD</sub>	>
	V <sub>IH2</sub>	P03, P10, P11	TTL input buffer $4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V}$	2.1		V <sub>DD</sub>	V
			TTL input buffer $3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$	2.0		V <sub>DD</sub>	V
			TTL input buffer $2.7 \text{ V} \le \text{V}_{\text{DD}} < 3.3 \text{ V}$	1.5		V <sub>DD</sub>	V
Input voltage, low	VIL1	P02, P03, P05, P06, P10 to P12, P20 to P22, P24 to P27, P30, P31, P40, P75 to P77, P120 to P124, P137, P147, P200 to P206, EXCLK, EXCLKS, RESET	Normal input buffer	0		0.2V <sub>DD</sub>	V
	V <sub>IL2</sub>	P03, P10, P11	TTL input buffer $4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	0		0.8	V
			TTL input buffer $3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$	0		0.5	V
			TTL input buffer $2.7 \text{ V} \le \text{V}_{\text{DD}} < 3.3 \text{ V}$	0		0.32	V

Caution The maximum value of VIH of pins P02, P10 to P12 is VDD, even in the N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.


(Ta = -40 to +105°C, 2.7 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V) (2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2 Note 2	HALT	HS (high-	f <sub>IH</sub> = 32 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.72	2.9	mA
current Note 1		mode	speed main)		V <sub>DD</sub> = 3.0 V		0.72	2.9	mA
Note 1			mode <sup>Note 7</sup>	f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.57	2.3	mA
					V <sub>DD</sub> = 3.0 V		0.57	2.3	mA
				f <sub>IH</sub> = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.50	1.7	mA
					V <sub>DD</sub> = 3.0 V		0.50	1.7	mA
		LS (low- speed main) mode <sup>Note 7</sup>	f <sub>IH</sub> = 8 MHz <sup>Note 4</sup> , T <sub>A</sub> = -40 to +85°C	V <sub>DD</sub> = 3.0 V		320	910	μА	
			HS (high-	$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.40	1.9	mA
	L		speed main) mode <sup>Note 7</sup>	V <sub>DD</sub> = 5.0 V	Resonator connection		0.50	2.0	mA
		mode	$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.40	1.9	mA	
			V <sub>DD</sub> = 3.0 V	Resonator connection		0.50	2.0	mA	
			$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.24	1.02	mA	
			V <sub>DD</sub> = 5.0 V	Resonator connection		0.30	1.08	mA	
			$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.24	1.02	mA	
			V <sub>DD</sub> = 3.0 V	Resonator connection		0.30	1.08	mA	
		LS (low-	$f_{MX} = 8 \text{ MHz}^{\text{Note 3}},$	Square wave input		130	720	μΑ	
		speed main) mode <sup>Note 7</sup>	T <sub>A</sub> = -40 to +85°C	Resonator connection		170	760	μΑ	
			HS (high-	$f_{IH} = 4 \text{ MHz}^{\text{Note 4}}$	V <sub>DD</sub> = 5.0 V		1.15	4.0	mA
			speed main) mode <sup>Note 7</sup>	fpll = 64 MHz, fclk = 32 MHz	V <sub>DD</sub> = 3.0 V		1.15	4.0	mA
			mode	$f_{IH} = 4 \text{ MHz}^{\text{Note 4}}$	V <sub>DD</sub> = 5.0 V		0.95	3.2	mA
				fPLL = 64 MHz, fCLK = 16 MHz	V <sub>DD</sub> = 3.0 V		0.95	3.2	mA
			Subsystem	f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.28	0.70	μΑ
			clock	T <sub>A</sub> = -40°C	Resonator connection		0.47	0.89	μΑ
			operation	f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup> T <sub>A</sub> = +25°C	Square wave input		0.33	0.70	μΑ
					Resonator connection		0.52	0.89	μΑ
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.41	1.90	μΑ
				T <sub>A</sub> = +50°C	Resonator connection		0.60	2.09	μΑ
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.54	2.80	μΑ
				T <sub>A</sub> = +70°C	Resonator connection		0.73	2.99	μΑ
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup>	Square wave input		1.27	6.10	μΑ
				T <sub>A</sub> = +85°C	Resonator connection		1.46	6.29	μΑ
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup>	Square wave input		3.04	15.5	μΑ
				T <sub>A</sub> = +105°C	Resonator connection		3.23	15.7	μΑ
	IDD3 Note 6	STOP	T <sub>A</sub> = -40°C	$T_A = -40$ °C				0.50	μΑ
		mode Note 8	T <sub>A</sub> = +25°C				0.23	0.50	μА
			T <sub>A</sub> = +50°C	T <sub>A</sub> = +50°C				1.70	μА
			T <sub>A</sub> = +70°C		0.44	2.60	μА		
			T <sub>A</sub> = +85°C				1.17	5.90	μΑ
			T <sub>A</sub> = +105°C				2.94	15.3	μΑ


(Notes and Remarks are listed on the next page.)



# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 1)

# (7) DALI/UART4 mode

(TA = -40 to +105°C, 2.7 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	
Transfer rate				fмск/12		fмск/12	bps
		Maximum transfer rate theoretical value HS: fclk = 32 MHz, fmck = fclk LS: fclk = 8 MHz, fmck = fclk		2.6		0.6	Mbps

Remark fmck: Operation clock frequency of DALI/UART.

(Operation clock to be set by the serial clock select register mn (SPS4).)

**Caution** Operating conditions of LS (low-speed main) mode is  $T_A = -40$  to +85 °C.

(1) When reference voltage (+)= AV<sub>REFP</sub>/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AV<sub>REFM</sub>/ANI1 (ADREFM = 1), target pin: ANI2, ANI4 to ANI7, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.7 V  $\leq$  AVREFP  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Condition	IS	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>			1.2	±3.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANI2, ANI4 to ANI7	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.1875		39	μS
		10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μS
		Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$	3.5625		39	μs
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>				±0.25	%FSR
Full-scale error <sup>Notes 1, 2</sup>	Ers	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>				±0.25	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>				±2.5	LSB
Differential linearity error	DLE	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>				±1.5	LSB
Analog input voltage	Vain	ANI2, ANI4 to ANI7		0		AVREFP	V
		Internal reference voltage (HS (high-speed main) mode	V <sub>BGR</sub> Note 4			V	
		Temperature sensor output v (HS (high-speed main) mode	\	V			

**Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When AVREFP < VDD, the MAX. values are as follows.

Overall error: Add  $\pm 1.0$  LSB to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.

Zero-scale error/Full-scale error: Add  $\pm 0.05\%$  FSR to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.

Integral linearity error/Differential linearity error: Add  $\pm 0.5$  LSB to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.

4. See 2.6.2 Temperature sensor/internal reference voltage characteristics.

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0, ANI2, ANI4 to ANI7, ANI16 to ANI19

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V}, \text{Reference voltage (+)} = V_{BGR}^{Note 3}, \text{Reference voltage (-)} = AV_{REFM} = 0 \text{ V}^{Note 4}, \text{HS (high-speed main) mode)}$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		bit
Conversion time	tconv	8-bit resolution	17		39	μS
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	8-bit resolution			±0.60	%FSR
Integral linearity error Note 1	ILE	8-bit resolution			±2.0	LSB
Differential linearity errorNote 1	DLE	8-bit resolution			±1.0	LSB
Analog input voltage	VAIN		0		V <sub>BGR</sub> Note 3	٧

- **Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).
  - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
  - 3. See 2.6.2 Temperature sensor/internal reference voltage characteristics.
  - **4.** When reference voltage (–) = Vss, the MAX. values are as follows.

Zero-scale error: Add  $\pm 0.35\%$  FSR to the MAX. value when reference voltage (–) = AVREFM.

Integral linearity error: Add  $\pm 0.5$  LSB to the MAX. value when reference voltage (–) = AVREFM.

Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.

# (Ta = -40 to +125°C, 2.7 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V <sub>IH1</sub>	P02, P03, P05, P06, P10 to P12, P20 to P22, P24 to P27, P30, P31, P40, P75 to P77, P120 to P124, P137, P147, P200 to P206, EXCLK, EXCLKS, RESET	Normal input buffer	0.8V <sub>DD</sub>		V <sub>DD</sub>	>
	V <sub>IH2</sub>	P03, P10, P11	TTL input buffer $4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V}$	2.1		V <sub>DD</sub>	V
			TTL input buffer $3.3 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$	2.0		V <sub>DD</sub>	V
			TTL input buffer $2.7 \text{ V} \le \text{V}_{\text{DD}} < 3.3 \text{ V}$	1.5		V <sub>DD</sub>	V
Input voltage, low	V <sub>IL1</sub>	P02, P03, P05, P06, P10 to P12, P20 to P22, P24 to P27, P30, P31, P40, P75 to P77, P120 to P124, P137, P147, P200 to P206, EXCLK, EXCLKS, RESET	Normal input buffer	0		0.2V <sub>DD</sub>	V
	V <sub>IL2</sub>	P03, P10, P11	TTL input buffer $4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V}$	0		0.8	V
			TTL input buffer $3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$	0		0.5	V
			TTL input buffer $2.7 \text{ V} \le \text{V}_{\text{DD}} < 3.3 \text{ V}$	0		0.32	V

Caution The maximum value of V<sub>IH</sub> of pins P02, P10 to P12 is V<sub>DD</sub>, even in the N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, comparator, programmable gain amplifier, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 4. When high-speed system clock and subsystem clock are stopped.
  - **5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
  - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  - **7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
    - HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1}$  MHz to 20 MHz
  - 8. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: High-speed on-chip oscillator clock frequency
  - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - **4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$

- Notes 1. Current flowing to the VDD.
  - 2. When the high-speed on-chip oscillator and high-speed system clock are stopped.
  - 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed onchip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock is operating in operating mode or in HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
  - 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the XT1 oscillator and fill operating current). The current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
  - 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3, and IWDT, when the watchdog timer is operating.
  - **6.** Current flowing only to the A/D converter. The supply current value of the RL78 microcontrollers is the sum of I<sub>DD1</sub> or I<sub>DD2</sub> and I<sub>ADC</sub>, when the A/D converter is operating in operating mode or in HALT mode.
  - **7.** Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of ldd, ldd or ldd and llvd when the LVD circuit is in operation.
  - **8.** Current flowing during self-programming operation.
  - **9.** Current flowing only to the programmable gain amplifier. The supply current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3, and IPGA, when the programmable gain amplifier is operating in operating mode or in HALT mode.
  - **10.** Current flowing only to the comparator. The supply current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3, and ICMP, when the comparator is operating.
  - **11.** This is the current required to flow to V<sub>DD</sub> pin of the current circuit that is used as the programmable gain amplifier and the comparator.
  - **12.** Current flowing only during data flash rewrite.
  - 13. See 21.3.3 SNOOZE mode in the RL78/I1A User's Manual for shift time to the SNOOZE mode.
- Remarks 1. fil: Low-speed on-chip oscillator clock frequency
  - 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 3. fclk: CPU/peripheral hardware clock frequency
  - 4. Temperature condition of the TYP. value is TA = 25°C
  - 5. Example of calculating current value when using programmable gain amplifier and comparator.
    - Examples 1) TYP. operating current value when three comparator channels, one internal reference voltage generator, and PGA are operating (when AVREFP = VDD = 5.0 V)

```
ICMP × 3 + IVREF + IPGA + IREF
= 41.4 [\mu A] × 3 + 14.8 [\mu A] × 1 + 210 [\mu A] + 3.2 [\mu A]
= 352.2 [\mu A]
```

Examples 2) TYP. operating current value when using two comparator channels, without using internal reference voltage generator (when AVREFP = VDD = 5.0 V)

```
I_{CMP} \times 2 + I_{IREF}
= 41.4 [\muA] × 2 + 3.2 [\muA]
= 86.0 [\muA]
```



## 3.4 AC Characteristics

# (TA = -40 to +125°C, 2.7 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)


Items	Symbol	Cond	litions	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	Тсч	Main system HS (high-clock (f <sub>MAIN</sub> ) operation	speed main) mode	0.05		1	μS
		Subsystem clock (fsub)	operation	28.5	30.5	31.3	μS
		In the self programming main) mode	•	0.05		1	μS
External system clock frequency	fex	,		1.0		20.0	MHz
	fexs			32		35	kHz
External system clock input high-	texh, texl		24			ns	
level width, low-level width	texhs, texhs			13.7			μS
TI03, TI05, TI06, TI07 input high- level width, low-level width	tтıн, tтı∟			2/fмск+10			ns
TO03, TO05, TO06, TKBO00,	<b>f</b> то	HS (high-speed main)	$4.0~V \leq V_{DD} \leq 5.5~V$			5	MHz
TKBO01, TKBO10, TKBO11, TKBO20, TKBO21, TKCO00 to TKCO05 output frequency (When duty = 50%)		mode	2.7 V ≤ V <sub>DD</sub> < 4.0 V			4	MHz
Interrupt input high-level width, low-level width	tinth, tintl	INTP0, INTP3, INTP4, INTP9 to INTP11, INTP20 to INTP23	$2.7~V \leq V_{DD} \leq 5.5~V$	1			μS
RESET low-level width	<b>t</b> rsl			10			μS

Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))


## **TI/TO Timing**






T003, T005, T006, TKB000, TKB001, TKB010, TKB011, TKB020, TKB021, TKC000 to TKC005

## **Interrupt Request Input Timing**




## **RESET** Input Timing



### 3.5 Peripheral Functions Characteristics

#### **AC Timing Test Points**



# 3.5.1 Serial array unit 0, 4 (UART0, UART1, CSI00, DALI/UART4)

#### (1) During communication at same potential (UART mode)


 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions HS (high-speed main) Mode			Unit	
				MIN.	MAX.	
Transfer rate <sup>Note 1</sup>			_		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 2}$		3.3	Mbps


- Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.
  - 2. The operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 20 MHz (2.7 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V)

#### **UART** mode connection diagram (during communication at same potential)



## **UART** mode bit width (during communication at same potential) (reference)




Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).


**Remarks 1.** q: UART number (q = 0, 1), g: PIM and POM number (g = 0, 1)

2. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00 to 03))

#### **UART** mode connection diagram (during communication at different potential)



#### UART mode bit width (during communication at different potential) (reference)



Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remarks 1.**  $R_b[\Omega]$ : Communication line (TxDq) pull-up resistance,  $V_b[V]$ : Communication line voltage

**2.** q: UART number (q = 0, 1), g: PIM and POM number (g = 0, 1)

# (5) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol		Conditions	HS (high-sp Mod	-	Unit
				MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$ \begin{aligned} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	600		ns
				1000		ns
SCKp high-level width	t <sub>KH1</sub>	$4.0 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF}, \text{ F}$	$5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $R_b = 1.4 \text{ k}Ω$	tkcy1/2 - 80		ns
		$2.7 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF}, \text{ F}$	$<$ 4.0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, $R_b = 2.7 \text{ k}\Omega$	tксү1/2 — 170		ns
SCKp low-level width	level width $t_{KL1} \qquad 4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}$ $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$			tксү1/2 – 28		ns
		$2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_b \leq 2.7 \text{ V},$ $C_b = 30 \text{ pF}, \ R_b = 2.7 \text{ k}\Omega$		tксү1/2 – 40		ns
SIp setup time (to SCKp↑)Note 1		$4.0 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF}, \text{ F}$	160		ns	
		2.7 V ≤ V <sub>DD</sub> < C <sub>b</sub> = 30 pF, F	$<$ 4.0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, $R_b = 2.7 \text{ k}\Omega$	250		ns
SIp hold time tksi1 (from SCKp↑)Note 1		$4.0 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF}, \text{ F}$	$5.5~\text{V},~2.7~\text{V} \leq \text{V}_\text{b} \leq 4.0~\text{V},$ $R_\text{b} = 1.4~\text{k}\Omega$	40		ns
		$2.7 \text{ V} \leq \text{V}_{DD} \leq C_b = 30 \text{ pF}, \text{ F}$	$<$ 4.0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, $R_b = 2.7 \text{ k}\Omega$	40		ns
Delay time from SCKp↓ to SOp output <sup>Note 1</sup>	tkso1	$ 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, $ $ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega $			160	ns
		$ 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_b \leq 2.7 \text{ V}, $ $ C_b = 30 \text{ pF}, \ R_b = 2.7 \text{ k}\Omega $			250	ns
SIp setup time (to SCKp↓) <sup>Note 2</sup>	tsıĸ1	4.0 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, 2.7 V $\leq$ V <sub>b</sub> $\leq$ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 k $\Omega$		80		ns
			$ 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, $ $ C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega $			ns
SIp hold time (from SCKp↓) <sup>Note 2</sup>	tksi1	$4.0 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF}, \text{ F}$	$6.5.5~\text{V},~2.7~\text{V} \leq \text{V}_\text{b} \leq 4.0~\text{V},$ $R_\text{b} = 1.4~\text{k}\Omega$	40		ns
		$2.7 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF}, \text{ F}$	$<$ 4.0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, $<$ R <sub>b</sub> = 2.7 k $\Omega$	40		ns
Delay time from SCKp↑ to SOp output <sup>Note 2</sup>	<b>t</b> KSO1	$ 4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V}, $ $ C_{b} = 30 \text{ pF}, R_{b} = 1.4 \text{ k}\Omega $			80	ns
		2.7 V ≤ V <sub>DD</sub> < C <sub>b</sub> = 30 pF, F	$4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $4.0 \text{ R}_b = 2.7 \text{ k}Ω$		80	ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.


2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

(Caution and Remarks are listed on the next page.)

Caution

Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

### CSI mode connection diagram (during communication at different potential)



- **Remarks 1.** R<sub>b</sub>[Ω]: Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub>[F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 1)

(1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target ANI pin: ANI2, ANI4 to ANI7, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +125°C, 2.7 V  $\leq$  AVREFP  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Condition	S	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>			1.2	±3.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANI2, ANI4 to ANI7	$2.7~\text{V} \leq \text{VDD} \leq 5.5~\text{V}$	3.4		39	μS
		10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μS
		Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	2.7 V ≤ VDD ≤ 5.5 V	3.8		39	μs
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>				±0.25	%FSR
Full-scale error <sup>Notes 1, 2</sup>	Ers	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>				±0.25	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>				±2.5	LSB
Differential linearity error	DLE	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>				±1.5	LSB
Analog input voltage	VAIN	ANI2, ANI4 to ANI7		0		AVREFP	V
		Internal reference voltage (HS (high-speed main) mode	V <sub>BGR</sub> Note 4			V	
		Temperature sensor output vo (HS (high-speed main) mode	V <sub>TMPS25</sub> Note 4			V	

Notes 1. Excludes quantization error (±1/2 LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- **3.** When  $AV_{REFP} < V_{DD}$ , the MAX. values are as follows.

Overall error: Add  $\pm 1.0$  LSB to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.

Zero-scale error/Full-scale error: Add ±0.05%FSR to the MAX. value when AVREFP = VDD.

Integral linearity error/Differential linearity error: Add  $\pm 0.5$  LSB to the MAX. value when AVREFP = VDD.

4. See 3.6.2 Temperature sensor/internal reference voltage characteristics.

(3) When reference voltage (+) = V<sub>DD</sub> (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V<sub>SS</sub> (ADREFM = 0), target pin: ANI0 to ANI2, ANI4 to ANI7, ANI16 to ANI19, internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V}, \text{Reference voltage (+)} = V_{DD}, \text{Reference voltage (-)} = V_{SS})$ 

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution			1.2	±7.0	LSB
Conversion time	tconv	10-bit resolution Target pin: ANI0 to ANI2, ANI4 to ANI7, ANI16 to ANI19	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μS
			$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$	3.4		39	μS
Conversion time	tconv	10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μS
			$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$	3.8		39	μS
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	10-bit resolution				±0.60	%FSR
Full-scale error Notes 1, 2	Ers	10-bit resolution				±0.60	%FSR
Integral linearity error Note 1	ILE	10-bit resolution				±4.0	LSB
Differential linearity error Note	DLE	10-bit resolution				±2.0	LSB
Analog input voltage	VAIN	ANI0 to ANI2, ANI4 to ANI7	•	0		$V_{\text{DD}}$	V
		ANI16 to ANI19		0		V <sub>DD</sub>	V
		Internal reference voltage (HS (high-speed main) mode)		V <sub>BGR</sub> Note 3			V
		Temperature sensor output voltage (HS (high-speed main) mode)		V <sub>TMPS25</sub> Note 3			V

Notes 1. Excludes quantization error ( $\pm 1/2$  LSB).

<sup>2.</sup> This value is indicated as a ratio (%FSR) to the full-scale value.

<sup>3.</sup> See 3.6.2 Temperature sensor/internal reference voltage characteristics.

## 3.8 Flash Memory Programming Characteristics

## (T<sub>A</sub> = -40 to +105°C, 2.7 V $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock frequency	f <sub>CLK</sub>	$2.7~V \leq V_{DD} \leq 5.5~V$	1		32	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years, T <sub>A</sub> = 85°C <sup>Note 3, 4</sup>	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 1 year, T <sub>A</sub> = 25°C <sup>Note 3, 4</sup>		1,000,000		
		Retained for 5 years, T <sub>A</sub> = 85°C <sup>Note 3, 4</sup>	100,000			
		Retained for 20 years, T <sub>A</sub> = 85°C <sup>Note 3, 4</sup>	10,000			

**Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

- 2. When using flash memory programmer and Renesas Electronics self programming library
- **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
- 4. These are the average temperature of during the retainment.

## 3.9 Dedicated Flash Memory Programmer Communication (UART)

 $T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V}$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115.2 k		1 M	bps