



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                               |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                        |
| Core Processor             | RL78                                                                                                                                                                          |
| Core Size                  | 16-Bit                                                                                                                                                                        |
| Speed                      | 32MHz                                                                                                                                                                         |
| Connectivity               | I <sup>2</sup> C, LINbus, UART/USART                                                                                                                                          |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                       |
| Number of I/O              | 23                                                                                                                                                                            |
| Program Memory Size        | 32KB (32K x 8)                                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                                         |
| EEPROM Size                | -                                                                                                                                                                             |
| RAM Size                   | 2K x 8                                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V                                                                                                                                                                   |
| Data Converters            | A/D 11x8/10b                                                                                                                                                                  |
| Oscillator Type            | Internal                                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                                            |
| Mounting Type              | Surface Mount                                                                                                                                                                 |
| Package / Case             | 30-LSSOP (0.240", 6.10mm Width)                                                                                                                                               |
| Supplier Device Package    | 30-LSSOP                                                                                                                                                                      |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f107acgsp-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f107acgsp-v0</a> |

## 1.2 List of Part Numbers

Figure 1-1. Part Number, Memory Size, and Package of RL78/I1A




| Pin count | Package                                 | Operating Ambient Temperature  | Part Number                                                       |
|-----------|-----------------------------------------|--------------------------------|-------------------------------------------------------------------|
| 20 pin    | 20-pin plastic LSSOP<br>(4.4 × 6.5)     | T <sub>A</sub> = -40 to +105°C | R5F1076CGSP#V0, R5F1076CGSP#X0                                    |
|           |                                         | T <sub>A</sub> = -40 to +125°C | R5F1076CMSP#V0, R5F1076CMSP#X0                                    |
| 30 pin    | 30-pin plastic LSSOP<br>(7.62 mm (300)) | T <sub>A</sub> = -40 to +105°C | R5F107ACGSP#V0, R5F107AEGSP#V0,<br>R5F107ACGSP#X0, R5F107AEGSP#X0 |
|           |                                         | T <sub>A</sub> = -40 to +125°C | R5F107ACMSP#V0, R5F107AEMSP#V0,<br>R5F107ACMSP#X0, R5F107AEMSP#X0 |
| 38 pin    | 38-pin plastic SSOP<br>(7.62 mm (300))  | T <sub>A</sub> = -40 to +105°C | R5F107DEGSP#V0, R5F107DEGSP#X0                                    |
|           |                                         | T <sub>A</sub> = -40 to +125°C | R5F107DEMSP#V0, R5F107DEMSP#X0                                    |

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

### 1.3 Pin Configuration (Top View)

#### 1.3.1 20-pin products

- 20-pin plastic LSSOP (4.4 x 6.5)




**Caution** Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).

- Remarks**
- For pin identification, see **1.4 Pin Identification**.
  - Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR1) or the input switch control register (ISC). See **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR1)** and **Figure 15-20 Format of Input Switch Control Register (ISC) in the RL78/I1A User's Manual**.
  - The shared function CMP3P can be assigned to P147 by setting the CMPSEL0 bit in the comparator input switch control register (CMPSEL).

## 1.3.2 30-pin products


- 30-pin plastic LSSOP (7.62 mm (300))



**Caution** Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1  $\mu$ F).


- Remarks**
- For pin identification, see 1.4 Pin Identification.
  - Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR1) or the input switch control register (ISC). See **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR1)** and **Figure 15-20 Format of Input Switch Control Register (ISC)** in the RL78/I1A User's Manual.

## 1.5.2 30-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR1) or the input switch control register (ISC). See **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR1)** and **Figure 15-20 Format of Input Switch Control Register (ISC)** in the RL78/I1A User's Manual.

## 1.5.3 38-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR1) or the input switch control register (ISC). See **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR1)** and **Figure 15-20 Format of Input Switch Control Register (ISC)** in the RL78/I1A User's Manual.




## 2.4 AC Characteristics

(T<sub>A</sub> =  $-40$  to  $+105^\circ\text{C}$ , 2.7 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, V<sub>SS</sub> = 0 V)


| Items                                                                                                                 | Symbol                                | Conditions                                                              |                                                                           | MIN.                   | TYP. | MAX. | Unit          |
|-----------------------------------------------------------------------------------------------------------------------|---------------------------------------|-------------------------------------------------------------------------|---------------------------------------------------------------------------|------------------------|------|------|---------------|
| Instruction cycle (minimum instruction execution time)                                                                | T <sub>CY</sub>                       | Main system clock (f <sub>MAIN</sub> ) operation                        | HS (high-speed main) mode                                                 | 0.03125                |      | 1    | $\mu\text{s}$ |
|                                                                                                                       |                                       |                                                                         | LS (low-speed main) mode<br>T <sub>A</sub> = $-40$ to $+85^\circ\text{C}$ | 0.125                  |      | 1    | $\mu\text{s}$ |
|                                                                                                                       |                                       | Subsystem clock (f <sub>SUB</sub> ) operation                           |                                                                           | 28.5                   | 30.5 | 31.3 | $\mu\text{s}$ |
|                                                                                                                       |                                       | In the self programming mode                                            | HS (high-speed main) mode                                                 | 0.03125                |      | 1    | $\mu\text{s}$ |
|                                                                                                                       |                                       |                                                                         | LS (low-speed main) mode<br>T <sub>A</sub> = $-40$ to $+85^\circ\text{C}$ | 0.125                  |      | 1    | $\mu\text{s}$ |
| External system clock frequency                                                                                       | f <sub>EX</sub>                       |                                                                         |                                                                           | 1.0                    |      | 20.0 | MHz           |
|                                                                                                                       | f <sub>EXS</sub>                      |                                                                         |                                                                           | 32                     |      | 35   | kHz           |
| External system clock input high-level width, low-level width                                                         | t <sub>EXH</sub> , t <sub>EXL</sub>   |                                                                         |                                                                           | 24                     |      |      | ns            |
|                                                                                                                       | t <sub>EXHS</sub> , t <sub>EXLS</sub> |                                                                         |                                                                           | 13.7                   |      |      | $\mu\text{s}$ |
| TI03, TI05, TI06, TI07 input high-level width, low-level width                                                        | t <sub>TIH</sub> , t <sub>TIL</sub>   |                                                                         |                                                                           | 2/f <sub>MCK</sub> +10 |      |      | ns            |
| TO03, TO05, TO06, TKBO00, TKBO01, TKBO10, TKBO11, TKBO20, TKBO21, TKCO00 to TKCO05 output frequency (When duty = 50%) | f <sub>TO</sub>                       | HS (high-speed main) mode                                               | 4.0 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V                                 |                        |      | 8    | MHz           |
|                                                                                                                       |                                       |                                                                         | 2.7 V $\leq$ V <sub>DD</sub> < 4.0 V                                      |                        |      | 4    | MHz           |
|                                                                                                                       |                                       | LS (low-speed main) mode, T <sub>A</sub> = $-40$ to $+85^\circ\text{C}$ | 4.0 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V                                 |                        |      | 4    | MHz           |
|                                                                                                                       |                                       |                                                                         | 2.7 V $\leq$ V <sub>DD</sub> < 4.0 V                                      |                        |      | 2    | MHz           |
| Interrupt input high-level width, low-level width                                                                     | t <sub>INTH</sub> , t <sub>INTL</sub> | INTP0, INTP3, INTP4, INTP9 to INTP11, INTP20 to INTP23                  |                                                                           | 1                      |      |      | $\mu\text{s}$ |
| RESET low-level width                                                                                                 | t <sub>RSL</sub>                      |                                                                         |                                                                           | 10                     |      |      | $\mu\text{s}$ |

**Remark** f<sub>MCK</sub>: Timer array unit operation clock frequency



(Operation clock to be set by the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))

**AC Timing Test Points****External System Clock Timing****TI/TO Timing**

TO03, TO05, TO06, TKBO00, TKBO01, TKBO10,  
TKBO11, TKBO20, TKBO21, TKCO00 to TKCO05


**Interrupt Request Input Timing**

INTP0, INTP3, INTP4, INTP9 to INTP11,  
INTP20 to INTP23

**RESET Input Timing**

## 2.5 Peripheral Functions Characteristics

### AC Timing Test Points



### 2.5.1 Serial array unit 0, 4 (UART0, UART1, CSI00, DALI/UART4)

#### (1) During communication at same potential (UART mode)

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

| Parameter                       | Symbol | Conditions                                                                              | HS (high-speed main)<br>Mode |             | LS (low-speed main)<br>Mode |             | Unit |
|---------------------------------|--------|-----------------------------------------------------------------------------------------|------------------------------|-------------|-----------------------------|-------------|------|
|                                 |        |                                                                                         | MIN.                         | MAX.        | MIN.                        | MAX.        |      |
| Transfer rate <sup>Note 1</sup> |        | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$                                            |                              | $f_{MCK}/6$ |                             | $f_{MCK}/6$ | bps  |
|                                 |        | Theoretical value of the maximum transfer rate<br>$f_{MCK} = f_{CLK}$ <sup>Note 2</sup> |                              | 5.3         |                             | 1.3         | Mbps |

**Notes 1.** Transfer rate in the SNOOZE mode is 4800 bps only.


**2.** The maximum operating frequencies of the CPU/peripheral hardware clock ( $f_{CLK}$ ) are:

HS (high-speed main) mode: 32 MHz ( $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ )


LS (low-speed main) mode: 8 MHz ( $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ),  $T_A = -40$  to  $+85^\circ\text{C}$

**Caution** Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

#### UART mode connection diagram (during communication at same potential)



#### UART mode bit width (during communication at same potential) (reference)



**Caution** Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remarks 1.** q: UART number (q = 0, 1), g: PIM and POM number (g = 0, 1)

**2.**  $f_{MCK}$ : Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03))

## (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

 $(T_A = -40$  to  $+105^\circ\text{C}$ <sup>Note 5</sup>,  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

| Parameter                                                 | Symbol      | Conditions                                   | HS (high-speed main)<br>Mode |      | LS (low-speed main)<br>Mode |      | Unit |
|-----------------------------------------------------------|-------------|----------------------------------------------|------------------------------|------|-----------------------------|------|------|
|                                                           |             |                                              | MIN.                         | MAX. | MIN.                        | MAX. |      |
| SCKp cycle time                                           | $t_{KCY1}$  | $t_{KCY1} \geq 4/f_{CLK}$                    | 125                          |      | 500                         |      | ns   |
| SCKp high-/low-level width                                | $t_{KH1}$ , | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | $t_{KCY1}/2 - 12$            |      | $t_{KCY1}/2 - 50$           |      | ns   |
|                                                           | $t_{KL1}$   | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | $t_{KCY1}/2 - 18$            |      | $t_{KCY1}/2 - 50$           |      | ns   |
| Slp setup time (to SCKp $\uparrow$ )<br>Note 1            | $t_{SIK1}$  | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 44                           |      | 110                         |      | ns   |
|                                                           |             | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 44                           |      | 110                         |      | ns   |
| Slp hold time (from SCKp $\uparrow$ )<br>Note 2           | $t_{SH1}$   |                                              | 19                           |      | 19                          |      | ns   |
| Delay time from SCKp $\downarrow$ to SOp output<br>Note 3 | $t_{KSO1}$  | $C = 30\text{ pF}$ <sup>Note 4</sup>         |                              | 25   |                             | 25   | ns   |

- Notes**
1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp $\uparrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  4. C is the load capacitance of the SCKp and SOp output lines.
  5. Operating conditions of LS (low-speed main) mode is  $T_A = -40$  to  $+85^\circ\text{C}$ .

**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remarks**
1. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),  
g: PIM and POM number (g = 1)
  2.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,  
n: Channel number (mn = 00))

## (7) DALI/UART4 mode

 $(T_A = -40$  to  $+105^{\circ}\text{C}$ ,  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V})$ 

| Parameter     | Symbol | Conditions                                                                                                                                           | HS (high-speed main)<br>Mode |              | LS (low-speed main)<br>Mode |              | Unit |
|---------------|--------|------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|--------------|-----------------------------|--------------|------|
|               |        |                                                                                                                                                      | MIN.                         | MAX.         | MIN.                        | MAX.         |      |
| Transfer rate |        |                                                                                                                                                      |                              | $f_{MCK}/12$ |                             | $f_{MCK}/12$ | bps  |
|               |        | Maximum transfer rate theoretical value<br>HS: $f_{CLK} = 32\text{ MHz}$ , $f_{MCK} = f_{CLK}$<br>LS: $f_{CLK} = 8\text{ MHz}$ , $f_{MCK} = f_{CLK}$ |                              | 2.6          |                             | 0.6          | Mbps |

**Remark**  $f_{MCK}$ : Operation clock frequency of DALI/UART.

(Operation clock to be set by the serial clock select register mn (SPS4).)

**Caution** Operating conditions of LS (low-speed main) mode is  $T_A = -40$  to  $+85^{\circ}\text{C}$ .

## 2.6.3 Programmable gain amplifier

(T<sub>A</sub> =  $-40$  to  $+105^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{AV}_{\text{REFP}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{AV}_{\text{REFM}} = 0\text{ V}$ )

| Parameter                                           | Symbol             | Conditions   |                                 |              | MIN. | TYP. | MAX.                     | Unit |
|-----------------------------------------------------|--------------------|--------------|---------------------------------|--------------|------|------|--------------------------|------|
| Input offset voltage                                | V <sub>IOPGA</sub> |              |                                 |              |      | ±5   | ±10                      | mV   |
| Input voltage range                                 | V <sub>IPGA</sub>  |              |                                 |              | 0    |      | 0.9V <sub>DD</sub> /gain | V    |
| Gain error <sup>Note 1</sup>                        |                    | 4, 8 times   |                                 |              |      |      | ±1                       | %    |
|                                                     |                    | 16 times     |                                 |              |      |      | ±1.5                     | %    |
|                                                     |                    | 32 times     |                                 |              |      |      | ±2                       | %    |
| Slew rate <sup>Note 1</sup>                         | SR <sub>RPGA</sub> | Rising edge  | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V | 4, 8 times   | 4    |      |                          | V/μs |
|                                                     |                    |              |                                 | 16, 32 times | 1.4  |      |                          | V/μs |
|                                                     |                    |              | 2.7 V ≤ V <sub>DD</sub> < 4.0 V | 4, 8 times   | 1.8  |      |                          | V/μs |
|                                                     |                    |              |                                 | 16, 32 times | 0.5  |      |                          | V/μs |
|                                                     | SR <sub>FPGA</sub> | Falling edge | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V | 4, 8 times   | 3.2  |      |                          | V/μs |
|                                                     |                    |              |                                 | 16, 32 times | 1.4  |      |                          | V/μs |
|                                                     |                    |              | 2.7 V ≤ V <sub>DD</sub> < 4.0 V | 4, 8 times   | 1.2  |      |                          | V/μs |
|                                                     |                    |              |                                 | 16, 32 times | 0.5  |      |                          | V/μs |
| Operation stabilization wait time <sup>Note 2</sup> | t <sub>PGA</sub>   | 4, 8 times   |                                 |              | 5    |      |                          | μs   |
|                                                     |                    | 16, 32 times |                                 |              | 10   |      |                          | μs   |

**Notes** 1. When V<sub>IPGA</sub> = 0.1V<sub>DD</sub>/gain to 0.9V<sub>DD</sub>/gain.

2. Time required until a state is entered where the DC and AC specifications of the PGA are satisfied after the PGA operation has been enabled (PGAEN = 1).

**Remark** These characteristics apply when AV<sub>REFM</sub> is selected as GND of the PGA by using the CVRVS1 bit.

**( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

| Items               | Symbol    | Conditions                                                                                                                                                          | MIN.                                                             | TYP.         | MAX.         | Unit |
|---------------------|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------|--------------|--------------|------|
| Input voltage, high | $V_{IH1}$ | P02, P03, P05, P06, P10 to P12, P20 to P22, P24 to P27, P30, P31, P40, P75 to P77, P120 to P124, P137, P147, P200 to P206, EXCLK, EXCLKS, $\overline{\text{RESET}}$ | Normal input buffer                                              | 0.8 $V_{DD}$ | $V_{DD}$     | V    |
|                     |           |                                                                                                                                                                     |                                                                  |              |              |      |
|                     |           |                                                                                                                                                                     |                                                                  |              |              |      |
|                     |           |                                                                                                                                                                     |                                                                  |              |              |      |
| Input voltage, low  | $V_{IL1}$ | P02, P03, P05, P06, P10 to P12, P20 to P22, P24 to P27, P30, P31, P40, P75 to P77, P120 to P124, P137, P147, P200 to P206, EXCLK, EXCLKS, $\overline{\text{RESET}}$ | Normal input buffer                                              | 0            | 0.2 $V_{DD}$ | V    |
|                     |           |                                                                                                                                                                     |                                                                  |              |              |      |
|                     |           |                                                                                                                                                                     |                                                                  |              |              |      |
|                     |           |                                                                                                                                                                     |                                                                  |              |              |      |
| Input voltage, low  | $V_{IL2}$ | P03, P10, P11                                                                                                                                                       | TTL input buffer<br>$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 2.1          | $V_{DD}$     | V    |
|                     |           |                                                                                                                                                                     |                                                                  |              |              |      |
|                     |           |                                                                                                                                                                     |                                                                  |              |              |      |
|                     |           |                                                                                                                                                                     |                                                                  |              |              |      |
| Input voltage, low  | $V_{IL2}$ | P03, P10, P11                                                                                                                                                       | TTL input buffer<br>$3.3\text{ V} \leq V_{DD} < 4.0\text{ V}$    | 2.0          | $V_{DD}$     | V    |
|                     |           |                                                                                                                                                                     |                                                                  |              |              |      |
|                     |           |                                                                                                                                                                     |                                                                  |              |              |      |
|                     |           |                                                                                                                                                                     |                                                                  |              |              |      |
| Input voltage, low  | $V_{IL2}$ | P03, P10, P11                                                                                                                                                       | TTL input buffer<br>$2.7\text{ V} \leq V_{DD} < 3.3\text{ V}$    | 1.5          | $V_{DD}$     | V    |
|                     |           |                                                                                                                                                                     |                                                                  |              |              |      |
|                     |           |                                                                                                                                                                     |                                                                  |              |              |      |
|                     |           |                                                                                                                                                                     |                                                                  |              |              |      |

**Caution** The maximum value of  $V_{IH}$  of pins P02, P10 to P12 is  $V_{DD}$ , even in the N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

| Items                       | Symbol            | Conditions                                                                                                               | MIN.                                             | TYP.                                  | MAX. | Unit |     |    |
|-----------------------------|-------------------|--------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|---------------------------------------|------|------|-----|----|
| Input leakage current, high | I <sub>LIH1</sub> | P02, P03, P05, P06, P10 to P12, P20 to P22, P24 to P27, P30, P31, P40, P75 to P77, P120, P137, P147, P200 to P206, RESET | V <sub>I</sub> = V <sub>DD</sub>                 |                                       | 1    | μA   |     |    |
|                             | I <sub>LIH2</sub> | P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)                                                                           | V <sub>I</sub> = V <sub>DD</sub>                 | In input port or external clock input | 1    | μA   |     |    |
|                             |                   |                                                                                                                          |                                                  | In resonator connection               | 10   | μA   |     |    |
| Input leakage current, low  | I <sub>LIL1</sub> | P02, P03, P05, P06, P10 to P12, P20 to P22, P24 to P27, P30, P31, P40, P75 to P77, P120, P137, P147, P200 to P206, RESET | V <sub>I</sub> = V <sub>SS</sub>                 |                                       | −1   | μA   |     |    |
|                             | I <sub>LIL2</sub> | P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)                                                                           | V <sub>I</sub> = V <sub>SS</sub>                 | In input port or external clock input | −1   | μA   |     |    |
|                             |                   |                                                                                                                          |                                                  | In resonator connection               | −10  | μA   |     |    |
| On-chip pull-up resistance  | R <sub>U</sub>    | P02, P03, P05, P06, P10 to P12, P30, P31, P40, P75 to P77, P120, P147, P200 to P206                                      | V <sub>I</sub> = V <sub>SS</sub> , In input port |                                       | 10   | 20   | 100 | kΩ |

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T<sub>A</sub> =  $-40$  to  $+125^\circ\text{C}$ ,  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ) (2/2)

| Parameter                | Symbol                             | Conditions          |                                             |                                                                                                   |                         | MIN. | TYP. | MAX. | Unit |    |
|--------------------------|------------------------------------|---------------------|---------------------------------------------|---------------------------------------------------------------------------------------------------|-------------------------|------|------|------|------|----|
| Supply current<br>Note 1 | I <sub>DD2</sub> <sup>Note 2</sup> | HALT mode           | HS (high-speed main) mode <sup>Note 7</sup> | f <sub>IH</sub> = 16 MHz <sup>Note 4</sup>                                                        | V <sub>DD</sub> = 5.0 V |      | 0.50 | 2.0  | mA   |    |
|                          |                                    |                     |                                             |                                                                                                   | V <sub>DD</sub> = 3.0 V |      | 0.50 | 2.0  | mA   |    |
|                          |                                    |                     | HS (high-speed main) mode <sup>Note 7</sup> | f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,<br>V <sub>DD</sub> = 5.0 V                           | Square wave input       |      | 0.40 | 2.2  | mA   |    |
|                          |                                    |                     |                                             |                                                                                                   | Resonator connection    |      | 0.50 | 2.3  | mA   |    |
|                          |                                    |                     |                                             | f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,<br>V <sub>DD</sub> = 3.0 V                           | Square wave input       |      | 0.40 | 2.2  | mA   |    |
|                          |                                    |                     |                                             |                                                                                                   | Resonator connection    |      | 0.50 | 2.3  | mA   |    |
|                          |                                    |                     |                                             | f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,<br>V <sub>DD</sub> = 5.0 V                           | Square wave input       |      | 0.24 | 1.22 | mA   |    |
|                          |                                    |                     |                                             |                                                                                                   | Resonator connection    |      | 0.30 | 1.28 | mA   |    |
|                          |                                    |                     |                                             | f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,<br>V <sub>DD</sub> = 3.0 V                           | Square wave input       |      | 0.24 | 1.22 | mA   |    |
|                          |                                    |                     |                                             |                                                                                                   | Resonator connection    |      | 0.30 | 1.28 | mA   |    |
|                          |                                    |                     | HS (high-speed main) mode <sup>Note 7</sup> | f <sub>IH</sub> = 4 MHz <sup>Note 4</sup><br>f <sub>PLL</sub> = 64 MHz, f <sub>CLK</sub> = 16 MHz | V <sub>DD</sub> = 5.0 V |      | 0.95 | 3.7  | mA   |    |
|                          |                                    |                     |                                             |                                                                                                   | V <sub>DD</sub> = 3.0 V |      | 0.95 | 3.7  | mA   |    |
|                          |                                    |                     | Subsystem clock operation                   | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = −40°C                         | Square wave input       |      | 0.28 | 0.70 | μA   |    |
|                          |                                    |                     |                                             |                                                                                                   | Resonator connection    |      | 0.47 | 0.89 | μA   |    |
|                          |                                    |                     |                                             | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = +25°C                         | Square wave input       |      | 0.33 | 0.70 | μA   |    |
|                          |                                    |                     |                                             |                                                                                                   | Resonator connection    |      | 0.52 | 0.89 | μA   |    |
|                          |                                    |                     |                                             | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = +50°C                         | Square wave input       |      | 0.41 | 1.90 | μA   |    |
|                          |                                    |                     |                                             |                                                                                                   | Resonator connection    |      | 0.60 | 2.09 | μA   |    |
|                          |                                    |                     |                                             | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = +70°C                         | Square wave input       |      | 0.54 | 2.80 | μA   |    |
|                          |                                    |                     |                                             |                                                                                                   | Resonator connection    |      | 0.73 | 2.99 | μA   |    |
|                          |                                    |                     |                                             | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = +85°C                         | Square wave input       |      | 1.27 | 6.10 | μA   |    |
|                          |                                    |                     |                                             |                                                                                                   | Resonator connection    |      | 1.46 | 6.29 | μA   |    |
|                          |                                    |                     |                                             | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = +105°C                        | Square wave input       |      | 3.04 | 15.5 | μA   |    |
|                          |                                    |                     |                                             |                                                                                                   | Resonator connection    |      | 3.23 | 15.7 | μA   |    |
|                          |                                    |                     |                                             | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = +125°C                        | Square wave input       |      | 7.20 | 45.2 | μA   |    |
|                          |                                    |                     |                                             |                                                                                                   | Resonator connection    |      | 7.53 | 45.5 | μA   |    |
|                          | I <sub>DD3</sub> <sup>Note 6</sup> | STOP mode<br>Note 8 | T <sub>A</sub> = −40°C                      |                                                                                                   |                         |      |      | 0.18 | 0.50 | μA |
|                          |                                    |                     | T <sub>A</sub> = +25°C                      |                                                                                                   |                         |      |      | 0.23 | 0.50 | μA |
|                          |                                    |                     | T <sub>A</sub> = +50°C                      |                                                                                                   |                         |      |      | 0.27 | 1.70 | μA |
|                          |                                    |                     | T <sub>A</sub> = +70°C                      |                                                                                                   |                         |      |      | 0.44 | 2.60 | μA |
|                          |                                    |                     | T <sub>A</sub> = +85°C                      |                                                                                                   |                         |      |      | 1.17 | 5.90 | μA |
|                          |                                    |                     | T <sub>A</sub> = +105°C                     |                                                                                                   |                         |      |      | 2.94 | 15.3 | μA |
|                          |                                    |                     | T <sub>A</sub> = +125°C                     |                                                                                                   |                         |      |      | 7.14 | 45.1 | μA |

(Notes and Remarks are listed on the next page.)

**(4) Communication at different potential (2.5 V, 3 V) (UART mode) (1/2)****( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

| Parameter     | Symbol | Conditions | HS (high-speed main) Mode |                       | Unit |
|---------------|--------|------------|---------------------------|-----------------------|------|
|               |        |            | MIN.                      | MAX.                  |      |
| Transfer rate |        | Reception  |                           | $f_{MCK}/6$<br>Note 1 | bps  |
|               |        |            |                           | 3.3                   | Mbps |
|               |        |            |                           | $f_{MCK}/6$<br>Note 1 | bps  |
|               |        |            |                           | 3.3                   | Mbps |

**Notes 1.** Transfer rate in the SNOOZE mode is 4800 bps only.**2.** The operating frequencies of the CPU/peripheral hardware clock ( $f_{CLK}$ ) are:HS (high-speed main) mode: 20 MHz ( $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ )

**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remarks 1.**  $V_b[V]$ : Communication line voltage**2.** q: UART number (q = 0, 1), g: PIM and POM number (g = 0, 1)**3.**  $f_{MCK}$ : Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))

### 3.6 Analog Characteristics

#### 3.6.1 A/D converter characteristics

Classification of A/D converter characteristics

| Input channel                                                      | Reference Voltage                                                          |                                                                      |                                                                          |
|--------------------------------------------------------------------|----------------------------------------------------------------------------|----------------------------------------------------------------------|--------------------------------------------------------------------------|
|                                                                    | Reference voltage (+) = $AV_{REFP}$<br>Reference voltage (–) = $AV_{REFM}$ | Reference voltage (+) = $V_{DD}$<br>Reference voltage (–) = $V_{SS}$ | Reference voltage (+) = $V_{BGR}$<br>Reference voltage (–) = $AV_{REFM}$ |
| ANI0 to ANI2, ANI4 to ANI7                                         | See <b>3.6.1 (1)</b> .                                                     | See <b>3.6.1 (3)</b> .                                               | See <b>3.6.1 (4)</b> .                                                   |
| ANI16 to ANI19                                                     | See <b>3.6.1 (2)</b> .                                                     |                                                                      |                                                                          |
| Internal reference voltage<br>Temperature sensor output<br>voltage | See <b>3.6.1 (1)</b> .                                                     |                                                                      | –                                                                        |

- (3) When reference voltage (+) =  $V_{DD}$  (ADREFP1 = 0, ADREFP0 = 0), reference voltage (–) =  $V_{SS}$  (ADREFM = 0), target pin: ANI0 to ANI2, ANI4 to ANI7, ANI16 to ANI19, internal reference voltage, and temperature sensor output voltage

( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , Reference voltage (+) =  $V_{DD}$ , Reference voltage (–) =  $V_{SS}$ )

| Parameter                                      | Symbol     | Conditions                                                                                                                                 |                                              | MIN.                           | TYP. | MAX.       | Unit          |
|------------------------------------------------|------------|--------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------|--------------------------------|------|------------|---------------|
| Resolution                                     | RES        |                                                                                                                                            |                                              | 8                              |      | 10         | bit           |
| Overall error <sup>Note 1</sup>                | AINL       | 10-bit resolution                                                                                                                          |                                              |                                | 1.2  | $\pm 7.0$  | LSB           |
| Conversion time                                | $t_{CONV}$ | 10-bit resolution<br>Target pin: ANI0 to ANI2,<br>ANI4 to ANI7, ANI16 to<br>ANI19                                                          | $3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 2.125                          |      | 39         | $\mu\text{s}$ |
|                                                |            |                                                                                                                                            | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 3.4                            |      | 39         | $\mu\text{s}$ |
| Conversion time                                | $t_{CONV}$ | 10-bit resolution<br>Target pin: Internal<br>reference voltage, and<br>temperature sensor output<br>voltage (HS (high-speed<br>main) mode) | $3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 2.375                          |      | 39         | $\mu\text{s}$ |
|                                                |            |                                                                                                                                            | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 3.8                            |      | 39         | $\mu\text{s}$ |
| Zero-scale error <sup>Notes 1, 2</sup>         | $E_{ZS}$   | 10-bit resolution                                                                                                                          |                                              |                                |      | $\pm 0.60$ | %FSR          |
| Full-scale error <sup>Notes 1, 2</sup>         | $E_{FS}$   | 10-bit resolution                                                                                                                          |                                              |                                |      | $\pm 0.60$ | %FSR          |
| Integral linearity error <sup>Note 1</sup>     | ILE        | 10-bit resolution                                                                                                                          |                                              |                                |      | $\pm 4.0$  | LSB           |
| Differential linearity error <sup>Note 1</sup> | DLE        | 10-bit resolution                                                                                                                          |                                              |                                |      | $\pm 2.0$  | LSB           |
| Analog input voltage                           | $V_{AIN}$  | ANI0 to ANI2, ANI4 to ANI7                                                                                                                 |                                              | 0                              |      | $V_{DD}$   | V             |
|                                                |            | ANI16 to ANI19                                                                                                                             |                                              | 0                              |      | $V_{DD}$   | V             |
|                                                |            | Internal reference voltage<br>(HS (high-speed main) mode)                                                                                  |                                              | $V_{BGR}$ <sup>Note 3</sup>    |      |            | V             |
|                                                |            | Temperature sensor output voltage<br>(HS (high-speed main) mode)                                                                           |                                              | $V_{TMPS25}$ <sup>Note 3</sup> |      |            | V             |

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. See 3.6.2 Temperature sensor/internal reference voltage characteristics.

- (4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (–) =  $AV_{REFM}/ANI1$  (ADREFM = 1), target pin: ANI0, ANI2, ANI4 to ANI7, ANI16 to ANI19

( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , Reference voltage (+) =  $V_{BGR}^{\text{Note 3}}$ , Reference voltage (–) =  $AV_{REFM}^{\text{Note 4}} = 0\text{ V}$ , HS (high-speed main) mode)

| Parameter                                      | Symbol     | Conditions       | MIN. | TYP. | MAX.                      | Unit          |
|------------------------------------------------|------------|------------------|------|------|---------------------------|---------------|
| Resolution                                     | RES        |                  | 8    |      |                           | bit           |
| Conversion time                                | $t_{CONV}$ | 8-bit resolution | 17   |      | 39                        | $\mu\text{s}$ |
| Zero-scale error <sup>Notes 1, 2</sup>         | $E_{ZS}$   | 8-bit resolution |      |      | $\pm 0.60$                | %FSR          |
| Integral linearity error <sup>Note 1</sup>     | ILE        | 8-bit resolution |      |      | $\pm 2.0$                 | LSB           |
| Differential linearity error <sup>Note 1</sup> | DLE        | 8-bit resolution |      |      | $\pm 1.0$                 | LSB           |
| Analog input voltage                           | $V_{AIN}$  |                  | 0    |      | $V_{BGR}^{\text{Note 3}}$ | V             |

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. See 3.6.2 Temperature sensor/internal reference voltage characteristics.

4. When reference voltage (–) =  $V_{SS}$ , the MAX. values are as follows.

Zero-scale error: Add  $\pm 0.35\%$ FSR to the MAX. value when reference voltage (–) =  $AV_{REFM}$ .

Integral linearity error: Add  $\pm 0.5$  LSB to the MAX. value when reference voltage (–) =  $AV_{REFM}$ .

Differential linearity error: Add  $\pm 0.2$  LSB to the MAX. value when reference voltage (–) =  $AV_{REFM}$ .

### 3.6.2 Temperature sensor/internal reference voltage characteristics

( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , HS (high-speed main) mode)

| Parameter                         | Symbol       | Conditions                                            | MIN. | TYP. | MAX. | Unit          |
|-----------------------------------|--------------|-------------------------------------------------------|------|------|------|---------------|
| Temperature sensor output voltage | $V_{TMPS25}$ | Setting ADS register = 80H, $T_A = +25^\circ\text{C}$ |      | 1.05 |      | V             |
| Internal reference voltage        | $V_{BGR}$    | Setting ADS register = 81H                            | 1.38 | 1.45 | 1.5  | V             |
| Temperature coefficient           | $F_{VTMPS}$  | Temperature sensor that depends on the temperature    |      | –3.6 |      | mV/C          |
| Operation stabilization wait time | $t_{AMP}$    |                                                       | 5    |      |      | $\mu\text{s}$ |

## 3.6.3 Programmable gain amplifier

(T<sub>A</sub> =  $-40$  to  $+125^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{AV}_{\text{REFP}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{AV}_{\text{REFM}} = 0\text{ V}$ )

| Parameter                                           | Symbol             | Conditions      |                                 |              | MIN. | TYP. | MAX.                         | Unit |
|-----------------------------------------------------|--------------------|-----------------|---------------------------------|--------------|------|------|------------------------------|------|
| Input offset voltage                                | V <sub>IOPGA</sub> |                 |                                 |              |      | ±5   | ±10                          | mV   |
| Input voltage range                                 | V <sub>IPGA</sub>  |                 |                                 |              | 0    |      | 0.9V <sub>DD</sub> /<br>gain | V    |
| Gain error <sup>Note 1</sup>                        |                    | 4, 8 times      |                                 |              |      |      | ±1                           | %    |
|                                                     |                    | 16 times        |                                 |              |      |      | ±1.5                         | %    |
|                                                     |                    | 32 times        |                                 |              |      |      | ±2                           | %    |
| Slew rate <sup>Note 1</sup>                         | SR <sub>RPGA</sub> | Rising<br>edge  | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V | 4, 8 times   | 4    |      |                              | V/μs |
|                                                     |                    |                 |                                 | 16, 32 times | 1.4  |      |                              | V/μs |
|                                                     |                    |                 | 2.7 V ≤ V <sub>DD</sub> < 4.0 V | 4, 8 times   | 1.8  |      |                              | V/μs |
|                                                     |                    |                 |                                 | 16, 32 times | 0.5  |      |                              | V/μs |
|                                                     | SR <sub>FPGA</sub> | Falling<br>edge | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V | 4, 8 times   | 3.2  |      |                              | V/μs |
|                                                     |                    |                 |                                 | 16, 32 times | 1.4  |      |                              | V/μs |
|                                                     |                    |                 | 2.7 V ≤ V <sub>DD</sub> < 4.0 V | 4, 8 times   | 1.2  |      |                              | V/μs |
|                                                     |                    |                 |                                 | 16, 32 times | 0.5  |      |                              | V/μs |
| Operation stabilization wait time <sup>Note 2</sup> | t <sub>PGA</sub>   | 4, 8 times      |                                 |              | 5    |      |                              | μs   |
|                                                     |                    | 16, 32 times    |                                 |              | 10   |      |                              | μs   |

**Notes** 1. When V<sub>IPGA</sub> = 0.1V<sub>DD</sub>/gain to 0.9V<sub>DD</sub>/gain.

2. Time required until a state is entered where the DC and AC specifications of the PGA are satisfied after the PGA operation has been enabled (PGAEN = 1).


**Remark** These characteristics apply when AV<sub>REFM</sub> is selected as GND of the PGA by using the CVRVS1 bit.

## 3.6.5 POR circuit characteristics

**( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $V_{SS} = 0\text{ V}$ )**

| Parameter                           | Symbol    | Conditions             | MIN. | TYP. | MAX. | Unit          |
|-------------------------------------|-----------|------------------------|------|------|------|---------------|
| Detection voltage                   | $V_{POR}$ | Power supply rise time | 1.45 | 1.51 | 1.62 | V             |
|                                     | $V_{PDR}$ | Power supply fall time | 1.44 | 1.50 | 1.61 | V             |
| Minimum pulse width <sup>Note</sup> | $T_{PW}$  |                        | 300  |      |      | $\mu\text{s}$ |

**Note** Minimum time required for a POR reset when  $V_{DD}$  exceeds below  $V_{PDR}$ . This is also the minimum time required for a POR reset from when  $V_{DD}$  exceeds below 0.7 V to when  $V_{DD}$  exceeds  $V_{POR}$  while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



## 3.6.6 LVD circuit characteristics

**LVD Detection Voltage of Reset Mode and Interrupt Mode****( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $V_{PDR} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

| Parameter            | Symbol     | Conditions             | MIN. | TYP. | MAX. | Unit          |
|----------------------|------------|------------------------|------|------|------|---------------|
| Detection voltage    | $V_{LVD0}$ | Power supply rise time | 3.97 | 4.06 | 4.25 | V             |
|                      |            | Power supply fall time | 3.89 | 3.98 | 4.15 | V             |
|                      | $V_{LVD1}$ | Power supply rise time | 3.67 | 3.75 | 3.93 | V             |
|                      |            | Power supply fall time | 3.59 | 3.67 | 3.83 | V             |
|                      | $V_{LVD2}$ | Power supply rise time | 3.06 | 3.13 | 3.28 | V             |
|                      |            | Power supply fall time | 2.99 | 3.06 | 3.20 | V             |
|                      | $V_{LVD3}$ | Power supply rise time | 2.95 | 3.02 | 3.17 | V             |
|                      |            | Power supply fall time | 2.89 | 2.96 | 3.09 | V             |
|                      | $V_{LVD4}$ | Power supply rise time | 2.85 | 2.92 | 3.07 | V             |
|                      |            | Power supply fall time | 2.79 | 2.86 | 2.99 | V             |
|                      | $V_{LVD5}$ | Power supply rise time | 2.75 | 2.81 | 2.95 | V             |
|                      |            | Power supply fall time | 2.70 | 2.75 | 2.88 | V             |
| Minimum pulse width  | $t_{LW}$   |                        | 300  |      |      | $\mu\text{s}$ |
| Detection delay time |            |                        |      |      | 300  | $\mu\text{s}$ |